A tiny Open POWER ISA softcore written in VHDL 2008
You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 
 
 
 
Go to file
Anton Blanchard bf0c08dd87 tie off wb_ext_io_out 4 years ago
.github/workflows ci: use job.container 4 years ago
caravel_bram Add RAM_512x64 4 years ago
constraints
fpga tie off wb_ext_io_out 4 years ago
hello_world Cut down hello_world to fit in 4kB 4 years ago
include
jtag_tap Update JTAG TAP controller for Microwatt 4 years ago
lib
litedram
liteeth
media
micropython
openocd
rust_lib_demo
scripts Add a simple test case 4 years ago
sim-unisim
tests tests/misc: Add a test for correct CTR and LR updating by branches 4 years ago
uart16550
verilator First pass at an external JTAG port 4 years ago
.gitignore
LICENSE
Makefile Add mc*.vhdl from: 4 years ago
README.md
cache_ram.vhdl
common.vhdl Fully initialize FPU buses when FPU is disabled 4 years ago
control.vhdl core: Add support for floating-point loads and stores 4 years ago
core.vhdl Reduce the core size 4 years ago
core_debug.vhdl
core_dram_tb.vhdl
core_flash_tb.vhdl
core_tb.vhdl
countzero.vhdl core: Add support for single-precision FP loads and stores 4 years ago
countzero_tb.vhdl
cr_file.vhdl
cr_hazard.vhdl
crhelpers.vhdl
dcache.vhdl Reduce the core size 4 years ago
dcache_tb.vhdl
decode1.vhdl core: Implement mtmsr instruction 4 years ago
decode2.vhdl FPU: Implement fmul[s] 4 years ago
decode_types.vhdl FPU: Implement fmul[s] 4 years ago
divider.vhdl
divider_tb.vhdl
dmi_dtm_dummy.vhdl
dmi_dtm_jtag.vhdl First pass at an external JTAG port 4 years ago
dmi_dtm_tb.vhdl
dmi_dtm_xilinx.vhdl
dram_tb.vhdl
even.hex Add a simple test case 4 years ago
execute1.vhdl execute1: Fix forwarding of result when doing delayed LR update 4 years ago
fetch1.vhdl fetch1: Fix debug stop 4 years ago
fpu.vhdl FPU: Do masking after adder rather than on A input 4 years ago
glibc_random.vhdl
glibc_random_helpers.vhdl
gpr_hazard.vhdl core: Add support for floating-point loads and stores 4 years ago
helpers.vhdl core: Add support for single-precision FP loads and stores 4 years ago
icache.vhdl Reduce the core size 4 years ago
icache_tb.vhdl
icache_test.bin
insn_helpers.vhdl FPU: Implement remaining FPSCR-related instructions 4 years ago
loadstore1.vhdl core: Add support for single-precision FP loads and stores 4 years ago
logical.vhdl
mc.vhdl Add mc*.vhdl from: 4 years ago
mc_pkg.vhdl Add mc*.vhdl from: 4 years ago
microwatt.core core: Add framework for an FPU 4 years ago
mmu.vhdl
multiply.vhdl
multiply_tb.vhdl
nonrandom.vhdl
odd.hex Add a simple test case 4 years ago
plru.vhdl
plru_tb.vhdl
ppc_fx_insns.vhdl
random.vhdl
register_file.vhdl core: Add support for floating-point loads and stores 4 years ago
rotator.vhdl
rotator_tb.vhdl
sim_16550_uart.vhdl
sim_bram.vhdl
sim_bram_helpers.vhdl
sim_bram_helpers_c.c
sim_console.vhdl
sim_console_c.c
sim_jtag.vhdl
sim_jtag_socket.vhdl
sim_jtag_socket_c.c
sim_no_flash.vhdl
sim_pp_uart.vhdl
sim_vhpi_c.c
sim_vhpi_c.h
soc.vhdl Set alt reset vector to the start of flash at 0xf0000000 and make it 4 years ago
spi_flash_ctrl.vhdl Disable BOOT_CLOCKS in flash controller 4 years ago
spi_rxtx.vhdl Reset cmd_ready_o in spi_txrx 4 years ago
sync_fifo.vhdl
syscon.vhdl
utils.vhdl
wishbone_arbiter.vhdl
wishbone_bram_tb.bin
wishbone_bram_tb.vhdl
wishbone_bram_wrapper.vhdl
wishbone_debug_master.vhdl
wishbone_types.vhdl Make wishbone_master_out and wb_io_master_out match 4 years ago
writeback.vhdl core: Add framework for an FPU 4 years ago
xics.vhdl
xilinx-mult.vhdl

README.md

Microwatt

Microwatt

A tiny Open POWER ISA softcore written in VHDL 2008. It aims to be simple and easy to understand.

Simulation using ghdl

MicroPython running on Microwatt

You can try out Microwatt/Micropython without hardware by using the ghdl simulator. If you want to build directly for a hardware target board, see below.

  • Build micropython. If you aren't building on a ppc64le box you will need a cross compiler. If it isn't available on your distro grab the powerpc64le-power8 toolchain from https://toolchains.bootlin.com. You may need to set the CROSS_COMPILE environment variable to the prefix used for your cross compilers. The default is powerpc64le-linux-gnu-.
git clone https://github.com/micropython/micropython.git
cd micropython
cd ports/powerpc
make -j$(nproc)
cd ../../../

A prebuilt micropython image is also available in the micropython/ directory.

  • Microwatt uses ghdl for simulation. Either install this from your distro or build it. Microwatt requires ghdl to be built with the LLVM or gcc backend, which not all distros do (Fedora does, Debian/Ubuntu appears not to). ghdl with the LLVM backend is likely easier to build.

    If building ghdl from scratch is too much for you, the microwatt Makefile supports using Docker or Podman.

  • Next build microwatt:

git clone https://github.com/antonblanchard/microwatt
cd microwatt
make

To build using Docker:

make DOCKER=1

and to build using Podman:

make PODMAN=1
  • Link in the micropython image:
ln -s ../micropython/ports/powerpc/build/firmware.bin main_ram.bin

Or if you were using the pre-built image:

ln -s micropython/firmware.bin main_ram.bin
  • Now run microwatt, sending debug output to /dev/null:
./core_tb > /dev/null

Synthesis on Xilinx FPGAs using Vivado

  • Install Vivado (I'm using the free 2019.1 webpack edition).

  • Setup Vivado paths:

source /opt/Xilinx/Vivado/2019.1/settings64.sh
  • Install FuseSoC:
pip3 install --user -U fusesoc

Fedora users can get FuseSoC package via

sudo dnf copr enable sharkcz/danny
sudo dnf install fusesoc
  • Create a working directory and point FuseSoC at microwatt:
mkdir microwatt-fusesoc
cd microwatt-fusesoc
fusesoc library add microwatt /path/to/microwatt/
  • Build using FuseSoC. For hello world (Replace nexys_video with your FPGA board such as --target=arty_a7-100):
fusesoc run --target=nexys_video microwatt --memory_size=16384 --ram_init_file=/path/to/microwatt/fpga/hello_world.hex

You should then be able to see output via the serial port of the board (/dev/ttyUSB1, 115200 for example assuming standard clock speeds). There is a know bug where initial output may not be sent - try the reset (not programming button) on your board if you don't see anything.

  • To build micropython (currently requires 1MB of BRAM eg an Artix-7 A200):
fusesoc run --target=nexys_video microwatt

Testing

  • A simple test suite containing random execution test cases and a couple of micropython test cases can be run with:
make -j$(nproc) check

Issues

This is functional, but very simple. We still have quite a lot to do:

  • There are a few instructions still to be implemented
  • Need to add caches and bypassing (in progress)
  • Need to add supervisor state (in progress)