Commit Graph

Select branches

Hide Pull Requests

alt-reset-address

asic-3

boxarty-20211011

branch-alias

cache-tlb-parameters-2

caravel-20210105

caravel-20210114

caravel-mpw5-20220322

caravel-mpw5-20220323

caravel-mpw6-20220530

caravel-mpw7-20220822

caravel-mpw7-20221125

core_debug-init

dcache-nc-fix

dcache-unused-sig

divider-init

fix-sdcard

fpu-constant

fpu-init

fpu-typo

gitignore

icache-insn-u-state

icache-pmu-events

icache-unused-sig

icbi-issue

jtag-port

jtag-port-2

less-fpga-init

litedram-update

liteeth-update

loadstore-init

loadstore-pmu-init

log2ceil-issue

master

nia-debug

orange-crab-freq

remove-potato-uart

trace-test

unused-sig

#10

#100

#101

#102

#103

#104

#105

#106

#107

#108

#109

#110

#112

#113

#114

#115

#116

#117

#118

#119

#120

#121

#122

#123

#125

#126

#127

#128

#129

#13

#130

#131

#132

#133

#134

#136

#137

#138

#139

#140

#141

#142

#143

#144

#145

#146

#147

#150

#152

#153

#154

#155

#157

#158

#159

#16

#160

#161

#162

#163

#164

#165

#166

#167

#168

#169

#17

#170

#171

#173

#174

#175

#176

#177

#178

#179

#18

#180

#181

#182

#183

#184

#185

#186

#187

#187

#188

#189

#19

#190

#191

#192

#193

#194

#195

#196

#197

#198

#199

#2

#20

#200

#201

#203

#204

#205

#206

#207

#208

#209

#21

#210

#211

#212

#213

#214

#216

#219

#22

#220

#222

#223

#228

#229

#23

#232

#233

#235

#236

#239

#24

#240

#241

#242

#243

#244

#245

#249

#25

#250

#251

#252

#253

#254

#255

#256

#257

#259

#26

#260

#261

#262

#263

#264

#265

#266

#267

#268

#269

#27

#273

#274

#276

#277

#278

#28

#280

#281

#283

#284

#285

#286

#287

#288

#29

#295

#296

#297

#298

#299

#3

#30

#301

#303

#304

#305

#307

#308

#309

#31

#310

#311

#312

#313

#314

#315

#316

#317

#318

#319

#32

#320

#322

#323

#324

#325

#326

#327

#328

#329

#33

#330

#331

#332

#333

#334

#335

#336

#337

#338

#34

#340

#341

#342

#343

#345

#346

#347

#347

#348

#349

#35

#350

#352

#353

#354

#354

#356

#357

#358

#36

#360

#361

#364

#365

#366

#367

#368

#369

#37

#370

#371

#372

#373

#374

#375

#376

#377

#378

#379

#38

#380

#381

#382

#383

#384

#385

#387

#388

#389

#39

#390

#392

#396

#397

#399

#4

#40

#400

#401

#402

#403

#404

#406

#407

#408

#409

#41

#410

#411

#413

#414

#415

#417

#419

#42

#420

#421

#422

#423

#425

#426

#427

#428

#429

#43

#430

#430

#432

#433

#434

#435

#436

#437

#437

#44

#45

#46

#47

#48

#49

#5

#50

#51

#52

#55

#56

#57

#58

#59

#6

#60

#61

#62

#63

#64

#65

#66

#67

#68

#69

#7

#70

#71

#72

#73

#74

#75

#76

#77

#78

#79

#80

#81

#82

#83

#84

#85

#86

#87

#88

#89

#9

#90

#91

#92

#93

#94

#96

#98

#99

Mono Color

• b0fcda6cc1
  Merge 8f537c13bc into e9b57ca5bf #437 Paul Mackerras 2025-01-25 04:04:16 +0000
• 8f537c13bc tests: Add a test for the hash instructions hash{st,cmp}[p] #437 Paul Mackerras 2025-01-25 09:14:02 +1100
• 3bcc31fdda core: Implement hashstp and hashchkp instructions and HASHPKEYR register Paul Mackerras 2025-01-24 14:16:57 +1100
• 00a3db8457 decode1: Indicate instruction privilege in main decode table Paul Mackerras 2025-01-23 18:59:46 +1100
• 0a11e8455f core: Implement hashst and hashchk instructions Paul Mackerras 2025-01-23 15:02:36 +1100
• e9b57ca5bf
  Merge pull request #436 from paulusmack/smp master Paul Mackerras 2025-01-24 17:37:27 +1100
• 010731b651
  Merge c2d44b25ae into 0020c13226 #430 Yunseong Kim 2025-01-22 19:26:12 +0100
• 0a2d3b6f58 loadstore1: Split DAWR check across a clock edge #436 Paul Mackerras 2025-01-17 21:47:26 +1100
• d8423568b6 core: Evaluate rotator control signals in decode2 Paul Mackerras 2025-01-10 16:53:27 +1100
• d1c7b654bb wishbone_arbiter: Remove early_sel optimization when > 4 masters Paul Mackerras 2025-01-05 20:52:06 +1100
• bf55efec6d Arty A7: Add an option to select the number of CPU cores Paul Mackerras 2025-01-10 11:21:43 +1100
• 9bd6b3d175 xics: Implement destination server field in interrupt source registers Paul Mackerras 2025-01-11 17:04:27 +1100
• 3924ed0f49 xics: Implement a presentation controller per CPU core Paul Mackerras 2025-01-09 09:47:29 +1100
• 49fcbaa5b2 soc: Implement a global timebase across all cores Paul Mackerras 2025-01-09 19:27:58 +1100
• e0c5af9bb1 mw_debug: Add -c flag to select which CPU core to address Paul Mackerras 2025-01-04 17:16:14 +1100
• 9a06b0c182 soc: Implement multiple CPU cores Paul Mackerras 2025-01-04 16:24:41 +1100
• 0020c13226
  Merge pull request #435 from paulusmack/compliance Paul Mackerras 2025-01-18 08:28:39 +1100
• 23ff954059 core: Change bperm to a simpler and slower implementation Paul Mackerras 2025-01-07 14:00:01 +1100
• f6a839a86b control: Use a 1-hot encoding for bypass enables Paul Mackerras 2025-01-05 21:59:45 +1100
• 52d8f28d03 execute1: Improve timing for execute bypass tag Paul Mackerras 2025-01-04 16:27:10 +1100
• 80bc9d5098 tests/trace: Add a few tests of DAWR (data watchpoint) functionality #435 Paul Mackerras 2025-01-16 22:37:58 +1100
• 5ddd8884fa core: Implement two data watchpoints Paul Mackerras 2025-01-15 15:18:23 +1100
• 09de0738de tests/trace: Add checks for SIAR and SDAR being set correctly Paul Mackerras 2025-01-16 19:44:28 +1100
• ff00dc1505 PMU: Fix setting of SIAR and SDAR on trace interrupt Paul Mackerras 2025-01-15 21:47:51 +1100
• 23b183fb16 tests/reservation: Check that SRR0 is set correctly on alignment interrupt Paul Mackerras 2025-01-16 19:06:00 +1100
• 622f8c81cc loadstore1: Fix setting of SRR0 on alignment interrupt Paul Mackerras 2025-01-16 18:57:33 +1100
• f64ab6569d tests/trace: Add a couple of tests of CIABR function Paul Mackerras 2025-01-13 22:00:00 +1100
• 5a28f76b6f execute1: Implement CIABR Paul Mackerras 2025-01-13 19:42:57 +1100
• f4ec0c2043
  Merge pull request #434 from paulusmack/compliance Paul Mackerras 2025-01-15 21:55:47 +1100
• 7437f699ca core: Implement the PIR SPR #434 Paul Mackerras 2025-01-08 18:16:26 +1100
• d531e8aa10 dcache: Improve timing Paul Mackerras 2025-01-02 22:11:06 +1100
• 5121e0f392 core: Implement sync instructions Paul Mackerras 2021-05-09 19:58:59 +1000
• 00efcc2c3b dcache: Make aligned quadword loads and stores actually be atomic Paul Mackerras 2025-01-02 13:40:21 +1100
• c2dcf4b334 dcache: Generate a DSI on larx/stcx to non-cacheable memory Paul Mackerras 2025-01-02 13:22:49 +1100
• 0fbeaa2a01 dcache: Use discrete req_op_* signals instead of an encoded req_op Paul Mackerras 2024-12-30 13:01:08 +1100
• ba4614c5f4 dcache: Implement data cache touch and flush instructions Paul Mackerras 2021-05-11 20:26:09 +1000
• b181d28df2 dcache: Cancel reservation on snooped store Paul Mackerras 2021-05-17 13:52:19 +1000
• 140b930ad3 tests: Add tests for lq/stq, plq/pstq and lqarx/stqcx. Paul Mackerras 2020-09-14 18:21:27 +1000
• 722f239c02 Reimplement quadword loads and stores Paul Mackerras 2024-12-26 22:09:51 +1100
• d358981d43 Generate doubled instructions in decode1 rather than decode2 Paul Mackerras 2024-12-23 22:07:07 +1100
• fa9df33f7e Implement cfuged, pdepd and pextd Paul Mackerras 2023-09-28 21:58:15 +1000
• d7d7a3afd4 Implement VRSAVE SPR Paul Mackerras 2023-09-22 12:30:13 +1000
• d112a7ad94 Implement scv and rfscv Paul Mackerras 2023-09-22 08:56:31 +1000
• a88fa9c459 Implement DSCR Paul Mackerras 2023-09-20 20:38:22 +1000
• 205c0e2c78 Implement the wait instruction Paul Mackerras 2023-09-18 22:15:07 +1000
• 7bc7f335f1 Implement CTRL register Paul Mackerras 2023-09-16 13:53:34 +1000
• ff0744b795 execute1: Make CFAR able to be written using mtspr and read using DMI debug Paul Mackerras 2023-09-15 21:56:25 +1000
• d2777dd1dd Generate Hypervisor Emulation Assistance Interrupt for illegal instructions Paul Mackerras 2023-09-15 20:18:14 +1000
• e3f4ccedec Implement facility unavailable and hypervisor facility unavailable interrupts Paul Mackerras 2023-08-21 21:43:35 +1000
• 12a3d76217 Implement hrfid and make MSR[HV] always 1 Paul Mackerras 2023-08-18 19:29:10 +1000
• 6ef9395f10
  Remove vestiges of the short (16-bit) multiplier option (#432) Paul Mackerras 2024-12-20 17:38:59 +1100
• 414654eb28 Remove vestiges of the short (16-bit) multiplier option #432 Paul Mackerras 2023-09-25 20:57:20 +1000
• 463ac2e32e
  ci: Use newer version of actions/upload-artifact (#433) Paul Mackerras 2024-12-20 15:57:17 +1100
• 5eb6214fdd ci: Use newer version of actions/upload-artifact #433 Paul Mackerras 2024-12-20 14:56:29 +1100
• c2d44b25ae
  Update README.md to follow the latest version linux #430 Yunseong Kim 2024-08-17 23:39:41 +0900
• 41da88e6d1
  Merge pull request #428 from paulusmack/ecpix-5 Paul Mackerras 2024-05-16 16:00:19 +1000
• 8be7c53ea0
  arty a7: Fix build error with Vivado (#429) Paul Mackerras 2024-04-10 19:09:02 +1000
• 7b47dce06b arty a7: Fix build error with Vivado #429 Paul Mackerras 2024-04-10 16:52:04 +1000
• 4b1e7c8d75
  Merge pull request #427 from paulusmack/fixes Michael Neuling 2024-04-08 21:45:52 -0700
• 84ae593a09 ECPIX-5: Add liteeth support #428 Paul Mackerras 2024-04-06 19:14:04 +1100
• 965b1cbcfe liteeth: Regenerate from current upstream litex Paul Mackerras 2024-04-05 19:59:41 +1100
• 0ceace927c Xilinx FPGAs: Eliminate Vivado critical warnings #427 Paul Mackerras 2024-03-08 19:41:25 +1100
• 0605039974 fetch1: Fix compiler warning with newer ghdl Paul Mackerras 2024-04-05 14:32:18 +1100
• 7f781b835d tests/fpu: Add tests for ftdiv and ftsqrt Paul Mackerras 2024-03-12 15:11:25 +1100
• f4d28d1521 FPU: Fix ftdiv and ftsqrt instructions Paul Mackerras 2024-03-12 15:07:37 +1100
• 95595af08d FPU: Fix typo in expression for exp_huge Paul Mackerras 2024-03-11 21:49:28 +1100
• 4199f896a1 ECPIX-5: Add litesdcard support Paul Mackerras 2024-04-02 22:07:12 +1100
• c1f23e7417 litesdcard: Regenerate verilog code with buffer direction controls Paul Mackerras 2024-04-03 20:03:42 +1100
• 264e609fd4 litesdcard: Name targets by vendor.frequency, not just vendor Paul Mackerras 2024-04-03 19:48:40 +1100
• e5d64f075d ECPIX5: Enable FPU and BTC Paul Mackerras 2024-04-02 22:08:35 +1100
• 2e8dc3f449 ECPIX-5: Add litedram support Paul Mackerras 2024-03-25 15:30:06 +1100
• 8e9ec4d1b7 ECPIX-5: Add pin definitions for the PMOD ports Paul Mackerras 2024-03-21 21:55:06 +1100
• 82dacf2c1c ECPIX-5: Wire up SPI flash Paul Mackerras 2024-03-21 18:12:41 +1100
• 166e3f4ab2 ECPIX-5: Add basic support Paul Mackerras 2024-03-19 16:21:28 +1100
• 14359affbb litedram: Regenerate gateware and software from recent upstream litedram Paul Mackerras 2024-04-01 10:12:41 +1100
• 18911455c6
  FPU: Fix fsel instruction to not alter FPSCR (#426) Paul Mackerras 2024-02-08 15:42:00 +1100
• b47e348dd5 FPU: Fix fsel instruction to not alter FPSCR #426 Paul Mackerras 2024-02-07 12:22:13 +1100
• af2d6e268e
  Merge pull request #425 from paulusmack/fixes Paul Mackerras 2024-02-07 20:20:12 +1100
• 7b86bf8863 tests/fpu: Add tests for fdiv and fre with denormalized operands #425 Paul Mackerras 2024-02-07 20:16:04 +1100
• 51954671f3 FPU: Fix behaviour of fdiv with denormalized divisor Paul Mackerras 2024-02-07 20:01:49 +1100
• 59a7996f1c tests/fpu: Add checks for correct setting of FPRF Paul Mackerras 2024-01-23 22:06:49 +1100
• eecf1ca399 FPU: Fix setting of FPRF Paul Mackerras 2024-01-24 09:16:23 +1100
• 9a4f0c18e1 scripts/run_test: Use grep -E instead of egrep Paul Mackerras 2024-01-13 20:48:14 +1100
• fdcb6ec449
  Merge pull request #422 from paulusmack/real-icache Paul Mackerras 2024-01-18 16:52:30 +1100
• 63d4553fae
  Merge pull request #423 from nickg/fix-vunit Michael Neuling 2023-10-01 09:12:19 +1100
• 3affa96e28 Fix compatibility with latest VUnit release #423 Nick Gasson 2023-04-25 21:27:42 +0100
• 73a2fcbc7f icache_tb: Update for recent icache changes #422 Paul Mackerras 2023-09-20 09:41:16 +1000
• 73b6004ac6 icache: Use next real address to index icache Paul Mackerras 2023-08-15 11:30:53 +1000
• f9e5622327 Move iTLB from icache to fetch1 Paul Mackerras 2023-08-15 20:50:17 +1000
• 27c50bc311 Makefile: Remove overriding of ICACHE_NUM_LINES on ECP5 platforms Paul Mackerras 2023-08-05 14:31:43 +1000
• 963c225955 icache: Read icache tag RAM synchronously Paul Mackerras 2023-08-01 17:47:22 +1000
• 723008b8c2 icache: Read iTLB using early next NIA from fetch1 Paul Mackerras 2023-07-31 10:00:05 +1000
• f34a54d295 fetch1: Streamline next NIA generation further Paul Mackerras 2023-07-29 19:54:44 +1000
• e92d49375f fetch1: Reorganize fetch1 to provide an asynchronous early next NIA to icache Paul Mackerras 2023-07-29 10:22:56 +1000
• 2dceb28830 Improve timing of redirect_nia going from decode1 to fetch1 Paul Mackerras 2023-07-27 14:22:57 +1000
• 1c4b5def36 Improve timing of redirect_nia going from writeback to fetch1 Paul Mackerras 2023-07-26 16:33:27 +1000
• 06ff486567 icache: Restore primary opcode to instruction word Paul Mackerras 2023-09-07 22:22:31 +1000
• f59485f157
  Merge pull request #420 from paulusmack/master Paul Mackerras 2023-09-19 16:22:07 +1000
• 8dc24416aa
  Merge pull request #421 from paulusmack/fixes Paul Mackerras 2023-09-19 16:21:34 +1000
• b1b1367cd5 icache: Fix instruction sent to log #421 Paul Mackerras 2023-09-16 22:12:02 +1000