cores
/
a2o
mirror of https://github.com/OpenPOWERFoundation/a2o
3
1
Fork 1
Code Issues Projects Releases Wiki Activity
You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
master
pd
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'd2901c3177'
${ noResults }
a2o/dev/sim/coco
History
openpowerwtf a3c25ddd99 runs test3 2 years ago
..
build_smt2 add dev 2 years ago
build_st init 2 years ago
build_sweetpea add dev 2 years ago
A2L2.py testing a2onode 2 years ago
A2O.py hang detect 2 years ago
Makefile.node tie pervasive sigs in rtl 2 years ago
Makefile.smt2 init 2 years ago
Makefile.st random tst, bios 2 years ago
Makefile.sweetpea add dev 2 years ago
Makefile.verilator add dev 2 years ago
OPEnv.py fix short stores 2 years ago
boot.lst add dev 2 years ago
cocotb_icarus.v add dev 2 years ago
cocotb_icarus_node.v tie pervasive sigs in rtl 2 years ago
makegtkw add dev 2 years ago
pyvcd.gtkw add dev 2 years ago
readme.md runs test3 2 years ago
results.xml init 2 years ago
sim.png add dev 2 years ago
sim.txt runs test3 2 years ago
tb.py testing a2onode 2 years ago
tb_node.py runs test3 2 years ago
verilog add dev 2 years ago
wtf.gtkw random tst, bios 2 years ago

readme.md

Cocotb Sim Experiments

Core-only version with partial implementation of Python A2L2 interface

  • testbench provides memory using A2 core-L2 interface
make -f Makefile.st build |& grep -v Anac

Core+wrapper version with partial implementation of A2Node

  • testbench provides memory using simple RAM interface
make -f Makefile.node build |& grep -v Anac

Core+wrapper version with implementation of A2Node (Wishbone system bus)

  • testbench provides Wishbone interface
  • can be easily dropped into Litex, etc. for Verilator and FPGA
  • can add L2 mem
  • can add multiple core intefaces (SMP)
  • can add multicore+heterogeneous cores (mixed A2L2, WB-1, WB-2)