You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
d5fc9bcd00
|
3 years ago | |
|---|---|---|
| .. | ||
| img | 3 years ago | |
| 8T-SRAM Publication.pdf | 3 years ago | |
| IEEE Xplore Full-Text PDF_doublepumprf.pdf | 3 years ago | |
| Limited_switch_dynamic_logic_circuits_for_high-speed_low-power_circuit_design.pdf | 3 years ago | |
| Open Toy-SRAM test chip 062021.pdf | 3 years ago | |
| Practical Strategies for Power-Efficient Computing Technologies.pdf | 3 years ago | |
| Toy-sram 062021.pdf | 3 years ago | |
| cells.md | 3 years ago | |
| cells.txt | 3 years ago | |
| readme.md | 3 years ago | |
| slide1.png | 3 years ago | |
| slide2.png | 3 years ago | |
| slide3.png | 3 years ago | |
readme.md
General Notes
SDR/DDR
- logical wrappers instantiate hard array
- SDR: use multiple hard array instances to add ports
- DDR: use early/late pulses to double read/write ports
DDR Implementation
- strobes are generated from clk based on configurable delay parameters
Test site arrays
- 2R1W, SDR - this is the sdr hard array and simple logical wrapper using single clock
- 4R2W, DDR - this is the ddr hard array and double-rate logical wrapper generating early/late pulses
Configuration options
-
SDR clock frequency (external to logical array)
-
DDR clock frequency (external to logical array)
-
SDR Pulse Control
-
DDR Pulse Control