You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
bc0f7cf236
Experimenting with using ghdl to do VHDL to Verilog conversion (instead
of ghdl+yosys), verilator complains that a signal is a SystemVerilog
keyword:
%Error: microwatt.v:15013:18: Unexpected 'do': 'do' is a SystemVerilog keyword misused as an identifier.
... Suggest modify the Verilog-2001 code to avoid SV keywords, or use `begin_keywords or --language.
We could probably make this go away by disabling SystemVerilog, but
it's easy to rename the signal in question. Rename di at the same
time.
Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
|
4 years ago | |
|---|---|---|
| .. | ||
| LICENSE | ||
| acorn-cle-215.xdc | 5 years ago | |
| arty_a7.xdc | 4 years ago | |
| clk_gen_bypass.vhd | ||
| clk_gen_ecp5.vhd | 4 years ago | |
| clk_gen_mcmm.vhd | 4 years ago | |
| clk_gen_plle2.vhd | 4 years ago | |
| cmod_a7-35.xdc | 4 years ago | |
| firmware.hex | ||
| fpga-random.vhdl | 5 years ago | |
| fpga-random.xdc | 5 years ago | |
| genesys2.xdc | 4 years ago | |
| hello_world.hex | 6 years ago | |
| main_bram.vhdl | 4 years ago | |
| nexys-video.xdc | 4 years ago | |
| nexys_a7.xdc | 4 years ago | |
| pp_fifo.vhd | 6 years ago | |
| pp_soc_uart.vhd | 5 years ago | |
| pp_utilities.vhd | ||
| soc_reset.vhdl | 6 years ago | |
| soc_reset_tb.vhdl | 6 years ago | |
| top-acorn-cle-215.vhdl | 5 years ago | |
| top-arty.vhdl | 5 years ago | |
| top-generic.vhdl | 4 years ago | |
| top-genesys2.vhdl | 5 years ago | |
| top-nexys-video.vhdl | 4 years ago | |