Commit Graph

1 Commits (28debecf1ab6a1966b0fde6b810a327c36206812)

Author SHA1 Message Date
Anton Blanchard 52f2462232 Add arrays for ASIC flow
Add VHDL wrappers and verilog behaviourals for the cache_ram,
register_file and main_bram arrays.

Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago