commit
d8ea64675a
Binary file not shown.
Binary file not shown.
Binary file not shown.
@ -0,0 +1,68 @@
|
||||
# This file is the same sa xilinx-xc7.cfg, except we use
|
||||
# verify_image instead of verify_bank
|
||||
|
||||
interface ftdi
|
||||
ftdi_vid_pid 0x0403 0x6010
|
||||
ftdi_channel 0
|
||||
ftdi_layout_init 0x00e8 0x60eb
|
||||
reset_config none
|
||||
adapter_khz 25000
|
||||
|
||||
source [find cpld/xilinx-xc7.cfg]
|
||||
|
||||
# From jtagspi.cfg with modification to support
|
||||
# specifying file type
|
||||
set _USER1 0x02
|
||||
|
||||
if { [info exists JTAGSPI_IR] } {
|
||||
set _JTAGSPI_IR $JTAGSPI_IR
|
||||
} else {
|
||||
set _JTAGSPI_IR $_USER1
|
||||
}
|
||||
|
||||
if { [info exists DR_LENGTH] } {
|
||||
set _DR_LENGTH $DR_LENGTH
|
||||
} else {
|
||||
set _DR_LENGTH 1
|
||||
}
|
||||
|
||||
if { [info exists TARGETNAME] } {
|
||||
set _TARGETNAME $TARGETNAME
|
||||
} else {
|
||||
set _TARGETNAME $_CHIPNAME.proxy
|
||||
}
|
||||
|
||||
if { [info exists FLASHNAME] } {
|
||||
set _FLASHNAME $FLASHNAME
|
||||
} else {
|
||||
set _FLASHNAME $_CHIPNAME.spi
|
||||
}
|
||||
|
||||
target create $_TARGETNAME testee -chain-position $_CHIPNAME.tap
|
||||
flash bank $_FLASHNAME jtagspi 0 0 0 0 $_TARGETNAME $_JTAGSPI_IR $_DR_LENGTH
|
||||
|
||||
proc jtagspi_init {chain_id proxy_bit} {
|
||||
# load proxy bitstream $proxy_bit and probe spi flash
|
||||
global _FLASHNAME
|
||||
pld load $chain_id $proxy_bit
|
||||
reset halt
|
||||
flash probe $_FLASHNAME
|
||||
}
|
||||
|
||||
proc jtagspi_program {bin addr {type ""} } {
|
||||
# write and verify binary file $bin at offset $addr
|
||||
global _FLASHNAME
|
||||
if { $type eq "" } {
|
||||
flash write_image erase $bin $addr
|
||||
flash verify_image $bin $addr
|
||||
} else {
|
||||
flash write_image erase $bin $addr $type
|
||||
flash verify_image $bin $addr $type
|
||||
}
|
||||
}
|
||||
# end jtagspi.cfg
|
||||
|
||||
proc fpga_program {} {
|
||||
global _CHIPNAME
|
||||
xc7_program $_CHIPNAME.tap
|
||||
}
|
Loading…
Reference in New Issue