You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
Bill Flynn 9b06ab5cc7
Update readme.md
2 years ago
..
build_st init 2 years ago
build_sweetpea add dev 2 years ago
A2L2.py nclk changes 2 years ago
A2O.py nclk changes 2 years ago
Makefile.litex nclk changes 2 years ago
Makefile.node nclk changes 2 years ago
Makefile.smt nclk changes 2 years ago
Makefile.st nclk changes 2 years ago
Makefile.sweetpea add dev 2 years ago
Makefile.verilator add dev 2 years ago
Makefile.wb nclk changes 2 years ago
OPEnv.py nclk changes 2 years ago
boot.lst add dev 2 years ago
cocotb_icarus.v nclk changes 2 years ago
cocotb_icarus_node.v nclk changes 2 years ago
cocotb_litex.v nclk changes 2 years ago
makegtkw add dev 2 years ago
pyvcd.gtkw add dev 2 years ago
readme.md Update readme.md 2 years ago
results.xml init 2 years ago
sim.png add dev 2 years ago
sim.txt litex 2 years ago
tb.py nclk changes 2 years ago
tb_node.py nclk changes 2 years ago
verilog add dev 2 years ago
wtf.gtkw random tst, bios 2 years ago

readme.md

Cocotb Sim Experiments

Core-only version with partial implementation of Python A2L2 interface

  • testbench provides memory using A2 core-L2 interface
make -f Makefile.st build |& grep -v Anac

Core+wrapper version with partial implementation of A2Node (direct memory)

  • testbench provides memory using simple RAM interface
make -f Makefile.node build |& grep -v Anac

Core+wrapper version with implementation of A2Node (Wishbone system bus)

  • testbench provides 4B Wishbone memory interface (using cocoext-wishbone for now)
make -f Makefile.wb build |& grep -v Anac