You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
openpowerwtf 9cca046fa4 litex 2 years ago
..
build_smt2
build_st
build_sweetpea
A2L2.py
A2O.py litex 2 years ago
Makefile.litex
Makefile.node
Makefile.smt2
Makefile.st
Makefile.sweetpea
Makefile.verilator
Makefile.wb
OPEnv.py
boot.lst
cocotb_icarus.v
cocotb_icarus_node.v
cocotb_litex.v litex 2 years ago
makegtkw
pyvcd.gtkw
readme.md
results.xml
sim.png
sim.txt litex 2 years ago
tb.py
tb_node.py litex 2 years ago
verilog
wtf.gtkw

readme.md

Cocotb Sim Experiments

Core-only version with partial implementation of Python A2L2 interface

  • testbench provides memory using A2 core-L2 interface
make -f Makefile.st build |& grep -v Anac

Core+wrapper version with partial implementation of A2Node (direct memory)

  • testbench provides memory using simple RAM interface
make -f Makefile.node build |& grep -v Anac

Core+wrapper version with implementation of A2Node (Wishbone system bus)

  • testbench provides 4B Wishbone memory interface (using cocoext-wishbone for now)
make -f Makefile.wb build |& grep -v Anac
``

* update wrapper to include normal Litex, etc. I/O (WB plus ints, config, etc.)
* add Litex core definition (migen)

* can add L2 mem
* can add multiple core intefaces (SMP)
* can add multicore+heterogeneous cores (mixed A2L2, WB-1, WB-2)