matthew1kalasky3
/
openpower.foundation
forked from website/openpower.foundation
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
master
jamesk-gettingstarted
isarfcform
jamesk-patch-20
mendyf-patch-1
jamesk-patch-19
jamesk-patch-18
jamesk-patch-17
jamesk-patch-16
jamesk-patch-15
jamesk-patch-14
jamesk-patch-13
jamesk-patch-12
jamesk-patch-11
jamesk-patch-10
jamesk-patch-9
jamesk-patch-8
jamesk-patch-7
jamesk-patch-6
jamesk-patch-5
jamesk-patch-4
jamesk-patch-3
jamesk-patch-2
jamesk-patch-1
archetype-theme-transition
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '6aa1c40056'
${ noResults }
openpower.foundation/content/resources/ibmpower8dellovo.md

786 B
Raw Blame History

title link tags date draft
IBM POWER8 Dellovo https://www-50.ibm.com/systems/power/openpower/tgcmDocumentRepository.xhtml?aliasId=POWER8_with_NVIDIA_NVLink
processor
cpu
power8
2022-01-07 false

The POWER8 Dellovo is based on IBM® Power Architecture®, IBM® POWER8® with NVIDIA® NVLink™ Technology systems are designed for use in high-performance computing (HPC) and data analytics systems. They consist of superscalar multiprocessors that are massively multithreaded. The NVLink interconnect enables ultra-fast communication between the central processing unit (CPU) and the graphics processing unit (GPU) and between GPUs. POWER8 with NVLink systems incorporate the high-speed differential POWER8 Memory Buffer, which supports several DDR technologies.