Merge pull request #2 from mikey/doc

doc: Update README.md to link to Intel LPC spec
master
Michael Neuling 3 years ago committed by GitHub
commit a503541714
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23

@ -4,6 +4,9 @@ This is an LPC peripheral that implements LPC IO and FW cycles so that
it can boot a host like a POWER9. This peripheral would typically sit it can boot a host like a POWER9. This peripheral would typically sit
inside a BMC SoC. inside a BMC SoC.


It implements the Intel Low Pin Count (LPC) spec from
[here](https://www.intel.com/content/dam/www/program/design/us/en/documents/low-pin-count-interface-specification.pdf).

# System diagram # System diagram
``` ```
. .

Loading…
Cancel
Save