librebmc
/
meetingminutes
30
1
Fork 0
Code Issues Pull Requests Releases Activity
You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
master
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '7bdb464334'
${ noResults }
meetingminutes/2022/20220427.md

13 KiB
Raw Blame History Unescape Escape

title date attendees draft
Meeting Minutes 2022-04-27 2022-04-27
toddrosedahl,ibm
toshaanbharvani,vantosh
antonblanchard,ibm
michaelneuling,ibm
lancealbertson,oregonstateuniversity
munirahmad,lattice
ericsivertson,lattice
nileshnarayan,lattice
false

LibreBMC SIG Meeting

Meeting date: 27 April 2022 Access link: https://zoom.us/j/91597478078 Meeting ID: 91597478078

Call to Order

Anti-trust Reminder

This is a reminder that all OpenPOWER Foundation activities are subject to strict compliance with the OpenPOWER Foundation’s Antitrust Guidelines. Each individual participant and attendee at this meeting is responsible for knowing the contents of the Antitrust Guidelines, and for complying with the Antitrust Guidelines. Copies of the Antitrust Guidelines are available at: Antitrust Guidelines

AGENDA

New News

  • Mikey has the ROT jumper board made and just need to get it soldered up
    • So far microwatt is working on the DC-SCM board

Hardware Update

  • Lattice ECP5 version of DC-SCM
    • Still missing some chips, but they do have the ECP5. Covid outbreak stopped chips.

Bringup

  • AntMicro has all the HW it needs to do bring-up on the AC922.

    • Antmicro is going to attempt to replicate the Aussie results and then use these instructions as a start of the README
    • Update on this?

OCP DC-SCM 2.0 Working Group -- Meets bi-weekly

  • Todd to run a call with Google and some other key players to discuss our common direction for the 3.0 standard. Still WIP. Trying to define the functions/areas that we need to go after. Lots of moving parts here in the industry.
    • Functions we are considering for 3.0
      • Full system design -- define the pin use cases specifically
      • Define a minimum connector size exploiting LTPI for most signals
      • DCM-SCM hot plug definition
      • 1 to N DC-SCM to HPM
      • In-band Redfish control
      • Redundant Power pin definition
      • Consider multiple enet connectors

Conference Report follow ups

  • Nothing new yet. Working on setting up meetings with Microsoft and ASPEED near term.

Communication / Collaboration

  • Still seem to be issues with sending iCal meeting invites.

    • Seems to add to the calendar, but puts in limited information
    • Update?

  • Standing Reminder: Everyone should be posting things into the #librebmc-sig slack channel.

Gateware

Update?

Simulation

  • Renode looks like a good option for a simulation environment for LibreBMC.
    • Todd to send note to Piotr with information on what we would like to do with Renode and where the links are to the code/etc. WIP

Soft Cores

  • OPF is funding an FPGA optimized soft core
    • Target was "VexRISCV" resource usage and performance. Todd to schedule a readout at a future meeting

Toolchain

Updates?

Software

Updates?

FPGA Usage Barriers

  • List of opens (potential barriers) for using FPGAs as BMCs Update here?
    • Cost -- Munir to follow up
      • Projection is that will be cost competitive
      • Some things require an external chip
        • video driver, but could be added later
    • Soft Error Rates -- Munir to follow up
      • Hard fails roughly the same as an ASIC
      • Looks like Xilinx SER FIT is reasonable (<200).
      • And detectable and fixable with an image reload
      • Lattice to provide data on FIT rates and recovery design
    • Performance? 8X slower than an ASPEED?
      • Information from Lattice
        • much faster to BMC to boot. 2min for ASPEED. 5sec for FGPA
          • This is mostly a function of the BMC stack, the ASPEED vs FPGA, so potentially not Apples to Apples (ASPEED vs FPGA)
        • Lattice to provide some information on this performance comparisons to ASPEED
        • Opening up of LTPI is under consideration (MIT)
    • Image size

Project Ideas -- Running list of areas where we could use help

Workgroup Collaboration Tools

Community Involvement

  • How do we generate more activity/interest

    • Engage Universities -- There are interested universities

    • Todd to start a list of universities and contacts New direction here. Todd/Toshaan to make an OPF page "Education Page" that points to these projects as well as the OpenPOWER curriculum being developed. Then we can all point our education contacts to that page. No need to list them here

    • Need clear work breakdown. We have this for some projects.

    • Need Mentors. True for Interns/MLH/etc, but many projects can be supported in the open

    • Offer badges/certificates

    • Offer Bounties

    • Major League Hacking Interships

      • Start end of May.
      • Need to sign up by end of March
      • Must have sponsors to guide students and hold office hours
      • We missed this window, but the next one starts in Sept and we will circle back on this in a month or so. We still need to think about detailed work tasks and who can be mentors
      • To use MLH, We need BoD (Board of Directors) approval

  • Need work items clearly identified and easily understood

    • Documentation -- We need build instructions, readmes, etc

      • Need someone replicate the FPGA/OpenBMC load from scratch
        • Then document the process for others to follow so they can replicate the results
          • Build all pieces -- Core, peripherals, OpenBMC,etc
        • Antmicro working this

    • Need official OpenBMC project and a makefile, bitbake/etc

    • Need the project broken down into manageable pieces

  • It was suggested that we should have a logo for libreBMC. Any thoughts from the team. Nice to have, but should not be a focus right now.

    • I did see an offer of help for a logo. I will follow up. TBD

Goals -- Need timelines on these -- WIP

  • Tasks defined and project broken down
  • Able to generate a bitstream for an FPGA using fully open source toolchain.
  • Have RTL suitable for real production usage that has software support in the upstream OpenBMC project.
  • Someone seriously starting to do a real (non-development) LibreBMC deployment.
  • Fully functional Gateware and OpenBMC code stack for AC922
  • Determine the performance/size

Next Meeting

{{< localdatetime date="2022-05-12" time="16:00" >}}