cores
/
toy-sram
mirror of https://github.com/OpenPOWERFoundation/toy-sram
4
1
Fork 0
Code Releases Activity
toy-sram/doc
History
openpowerwtf f9d5f06f61 init
..
img init
8T-SRAM Publication.pdf init
Limited_switch_dynamic_logic_circuits_for_high-speed_low-power_circuit_design.pdf init
Open Toy-SRAM test chip 062021.pdf init
Practical Strategies for Power-Efficient Computing Technologies.pdf init
Toy-sram 062021.pdf init
cells.md init
cells.txt init
readme.md init
slide1.png init
slide2.png init
slide3.png init

readme.md

General Notes

SDR/DDR

  • logical wrappers instantiate hard array
  • SDR: use multiple hard array instances to add ports
  • DDR: use early/late pulses to double read/write ports

DDR Implementation

  • strobes are generated from clk based on configurable delay parameters

Test site arrays

  • 2R1W, SDR - this is the sdr hard array and simple logical wrapper using single clock
  • 4R2W, DDR - this is the ddr hard array and double-rate logical wrapper generating early/late pulses

Configuration options

  • SDR clock frequency (external to logical array)

  • DDR clock frequency (external to logical array)

  • SDR Pulse Control

  • DDR Pulse Control