Logo
Explore
Register Sign In
cores
/
power-fv
3
1
Fork
You've already forked power-fv
0
Code Issues 18 Pull Requests Projects Releases Wiki Activity
You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
dinofly
main
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'e30ea40a8b'
${ noResults }
power-fv/power_fv
History
Jean-François Nguyen e30ea40a8b check.insn: ignore upper SPR 32-bits when pfv.gpr_width=32. 3 years ago
..
build build.sby: remove unused import. 3 years ago
check check.insn: ignore upper SPR 32-bits when pfv.gpr_width=32. 3 years ago
core core: remove src_dir from PowerFVCore.add_files(). 3 years ago
insn insn: fix TAR SPR number. 3 years ago
test test: check PowerFV specifications against OPV testcases. 3 years ago
__init__.py __init__: do not export sub-packages by default. 3 years ago
intr.py intr: use 0 for IR/DR bits, until LPCR is supported. 3 years ago
pfv.py pfv: add configurable memory alignment constraints. 3 years ago
reg.py In-depth refactoring, improved user interface. 3 years ago
session.py session: fix the testbench name used by build products. 3 years ago
© OpenPOWER Foundation git system (hosted by VanTosh powered by Gitea)
English
English
Licenses