You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

Benjamin Herrenschmidt a93d9e77c9 litedram: Remove remnants of riscv-inits ... We still had some wires bringing an extra serial port out of litedram for the built-in riscv processor. This is all gone now so take them out. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>		5 years ago
..
LICENSE	…
arty_a7.xdc	fpga: Hookup Arty to litedram	5 years ago
clk_gen_bypass.vhd	…
clk_gen_mcmm.vhd	…
clk_gen_plle2.vhd	…
cmod_a7-35.xdc	Add SPI configuration to Xilinx constraint files	5 years ago
firmware.hex	…
hello_world.hex	hello_world: Use new headers and frequency from syscon	5 years ago
main_bram.vhdl	Fix some ghdlsynth issues with fpga_bram	5 years ago
nexys-video.xdc	fpga: Hookup nexys-video to litedram	5 years ago
nexys_a7.xdc	Add SPI configuration to Xilinx constraint files	5 years ago
pp_fifo.vhd	pp_fifo: Fix full fifo losing all data on simultaneous push & pop	5 years ago
pp_soc_uart.vhd	pp_soc_uart: Fix rx synchronizers and ensure stable tx init state	5 years ago
pp_utilities.vhd	…
soc_reset.vhdl	soc_reset: Use counters, add synchronizers	5 years ago
soc_reset_tb.vhdl	Exit cleanly from testbench on success	5 years ago
top-arty.vhdl	litedram: Remove remnants of riscv-inits	5 years ago
top-generic.vhdl	soc: Rework interconnect	5 years ago
top-nexys-video.vhdl	litedram: Remove remnants of riscv-inits	5 years ago