cores
/
microwatt
mirror of https://github.com/antonblanchard/microwatt
3
1
Fork 1
Code Issues Projects Releases Wiki Activity
1,360 Commits
39 Branches
0 Tags
68 MiB
Commit Graph

2 Commits (00efcc2c3b446bbdd41daca1c70ec826e9d00a5c)

Author SHA1 Message Date
Anton Blanchard 04c56a0c52 Pass clock frequency to UART sim wrapper 
The UART sim wrapper is currently hard wired to 50 MHz.

Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
Anton Blanchard 3e8a6a8fc2 Add yosys/verilator support 
Add a microwatt-verilator target that simulates the
ghdl -> yosys -> verilog -> verilator path. A good test of
ghdl/yosys synthesis.

Because the everything is run through synthesis, the instruction
image is baked into the build via the RAM_INIT_FILE generic.

Signed-off-by: Anton Blanchard <anton@linux.ibm.com>