cores
/
microwatt
mirror of https://github.com/antonblanchard/microwatt
3
1
Fork 1
Code Issues Projects Releases Wiki Activity
You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
master
caravel-mpw7-20221125
caravel-mpw7-20220822
branch-alias
trace-test
gitignore
litedram-update
liteeth-update
fix-sdcard
fpu-init
loadstore-init
core_debug-init
icache-unused-sig
icache-insn-u-state
dcache-unused-sig
unused-sig
divider-init
loadstore-pmu-init
icache-pmu-events
fpu-typo
less-fpga-init
caravel-mpw6-20220530
caravel-mpw5-20220323
caravel-mpw5-20220322
alt-reset-address
log2ceil-issue
fpu-constant
asic-3
boxarty-20211011
icbi-issue
orange-crab-freq
dcache-nc-fix
remove-potato-uart
cache-tlb-parameters-2
caravel-20210114
caravel-20210105
jtag-port-2
jtag-port
nia-debug
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '4e32dcff80'
${ noResults }
microwatt/tests/861.out

38 lines
793 B
Plaintext
Raw Normal View History Unescape Escape

Dump CTR, LR and CR on sim termination, and update our tests Right now our test cases fold the SPRs into the GPRs. That makes debugging fails more difficult than it needs to be, so print out the CTR, LR and CR. We still need to print the XER, but that is in two spots in microwatt and will take some more work. This also adds many instructions to the tests that we have added lately including overflow instructions, CR logicals and mt/mfxer. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
5 years ago
GPR0 FFFFFFFFFFFFFFFD
GPR1 FFFFFFFF8B131DBA
GPR2 0000000000000000
GPR3 FFFFFFFF8B138EDD
GPR4 0000000000000001
GPR5 0000000000000000
GPR6 00007FC000000000
GPR7 000000000001C014
GPR8 0000000000000000
GPR9 0000000000000000
GPR10 0000000000000001
GPR11 FFFFFFFFFFFFFFFE
GPR12 0000000000000001
GPR13 FFFFFFFFFFFFC5CD
GPR14 0000000000000000
GPR15 FFFFFFFFFFFFFFFF
GPR16 0000000000000000
GPR17 0000000000000021
GPR18 0000000000000000
GPR19 FFFFFFFFFFFFFFFE
GPR20 0000000000000000
GPR21 FFFFFFFFFFFFFFFF
GPR22 FFFFFFFFDCD71DBA
GPR23 0000000000900000
GPR24 0000000000000000
GPR25 FFFFFFFFFFFF8EDD
GPR26 0000000000000000
GPR27 0000000000000000
GPR28 0000000000000000
GPR29 FFFFFFFFFFFFFFE0
GPR30 0000000000000021
GPR31
CR 000000003592723E
LR FFFFFFFFFFFFFFFF
CTR EFA7E53800000000
XER 0000000080000000