|
|
|
|
@ -7,9 +7,9 @@
|
|
|
|
|
// https://github.com/enjoy-digital/litex
|
|
|
|
|
//
|
|
|
|
|
// Filename : cmod7.v
|
|
|
|
|
// Device : xc7a200t-SBG484-1
|
|
|
|
|
// Device : xc7k410t-ffv676-1
|
|
|
|
|
// LiteX sha1 : 6932fc51
|
|
|
|
|
// Date : 2022-08-03 07:06:41
|
|
|
|
|
// Date : 2022-08-04 07:49:47
|
|
|
|
|
//------------------------------------------------------------------------------
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
@ -290,7 +290,7 @@ reg [1:0] leds_chaser = 2'd0;
|
|
|
|
|
reg leds_mode = 1'd0;
|
|
|
|
|
wire leds_wait;
|
|
|
|
|
wire leds_done;
|
|
|
|
|
reg [23:0] leds_count = 24'd12500000;
|
|
|
|
|
reg [24:0] leds_count = 25'd25000000;
|
|
|
|
|
reg [1:0] leds_leds = 2'd0;
|
|
|
|
|
wire [1:0] buttons_status;
|
|
|
|
|
wire buttons_we;
|
|
|
|
|
@ -1223,9 +1223,9 @@ always @(posedge sys_clk) begin
|
|
|
|
|
bus_errors <= (bus_errors + 1'd1);
|
|
|
|
|
end
|
|
|
|
|
end
|
|
|
|
|
{tx_tick, tx_phase} <= 24'd9895604;
|
|
|
|
|
{tx_tick, tx_phase} <= 23'd4947802;
|
|
|
|
|
if (tx_enable) begin
|
|
|
|
|
{tx_tick, tx_phase} <= (tx_phase + 24'd9895604);
|
|
|
|
|
{tx_tick, tx_phase} <= (tx_phase + 23'd4947802);
|
|
|
|
|
end
|
|
|
|
|
basesoc_rs232phytx_state <= basesoc_rs232phytx_next_state;
|
|
|
|
|
if (tx_count_rs232phytx_next_value_ce0) begin
|
|
|
|
|
@ -1240,7 +1240,7 @@ always @(posedge sys_clk) begin
|
|
|
|
|
rx_rx_d <= rx_rx;
|
|
|
|
|
{rx_tick, rx_phase} <= 32'd2147483648;
|
|
|
|
|
if (rx_enable) begin
|
|
|
|
|
{rx_tick, rx_phase} <= (rx_phase + 24'd9895604);
|
|
|
|
|
{rx_tick, rx_phase} <= (rx_phase + 23'd4947802);
|
|
|
|
|
end
|
|
|
|
|
basesoc_rs232phyrx_state <= basesoc_rs232phyrx_next_state;
|
|
|
|
|
if (rx_count_rs232phyrx_next_value_ce0) begin
|
|
|
|
|
@ -1345,7 +1345,7 @@ always @(posedge sys_clk) begin
|
|
|
|
|
leds_count <= (leds_count - 1'd1);
|
|
|
|
|
end
|
|
|
|
|
end else begin
|
|
|
|
|
leds_count <= 24'd12500000;
|
|
|
|
|
leds_count <= 25'd25000000;
|
|
|
|
|
end
|
|
|
|
|
interface1_ram_bus_ack <= 1'd0;
|
|
|
|
|
if (((interface1_ram_bus_cyc & interface1_ram_bus_stb) & ((~interface1_ram_bus_ack) | sram1_adr_burst))) begin
|
|
|
|
|
@ -1558,7 +1558,7 @@ always @(posedge sys_clk) begin
|
|
|
|
|
leds_re <= 1'd0;
|
|
|
|
|
leds_chaser <= 2'd0;
|
|
|
|
|
leds_mode <= 1'd0;
|
|
|
|
|
leds_count <= 24'd12500000;
|
|
|
|
|
leds_count <= 25'd25000000;
|
|
|
|
|
buttons_re <= 1'd0;
|
|
|
|
|
interface1_ram_bus_ack <= 1'd0;
|
|
|
|
|
slave_sel_r <= 4'd0;
|
|
|
|
|
@ -1804,9 +1804,9 @@ MMCME2_ADV #(
|
|
|
|
|
.BANDWIDTH("OPTIMIZED"),
|
|
|
|
|
.CLKFBOUT_MULT_F(6'd50),
|
|
|
|
|
.CLKIN1_PERIOD(83.33333333333333),
|
|
|
|
|
.CLKOUT0_DIVIDE_F(4'd12),
|
|
|
|
|
.CLKOUT0_DIVIDE_F(3'd6),
|
|
|
|
|
.CLKOUT0_PHASE(1'd0),
|
|
|
|
|
.CLKOUT1_DIVIDE(3'd6),
|
|
|
|
|
.CLKOUT1_DIVIDE(2'd3),
|
|
|
|
|
.CLKOUT1_PHASE(1'd0),
|
|
|
|
|
.CLKOUT2_DIVIDE(2'd3),
|
|
|
|
|
.CLKOUT2_PHASE(1'd0),
|
|
|
|
|
@ -1887,5 +1887,5 @@ MMCME2_ADV #(
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
// -----------------------------------------------------------------------------
|
|
|
|
|
// Auto-Generated by LiteX on 2022-08-03 07:06:41.
|
|
|
|
|
// Auto-Generated by LiteX on 2022-08-04 07:49:47.
|
|
|
|
|
//------------------------------------------------------------------------------
|
|
|
|
|
|
openpowerwtf
2 years ago