a2o/dev/verilog/unisims_soc/IDELAYCTRL.v

11 lines
100 B
Verilog

module IDELAYCTRL #(
)(
output RDY,
input REFCLK,
input RST
);
assign RDY = !RST;
endmodule