11 lines
100 B
Verilog
11 lines
100 B
Verilog
2 years ago
|
module IDELAYCTRL #(
|
||
|
)(
|
||
|
output RDY,
|
||
|
input REFCLK,
|
||
|
input RST
|
||
|
);
|
||
|
|
||
|
assign RDY = !RST;
|
||
|
endmodule
|
||
|
|