You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
openpower.foundation/content/blog/barreleye-g2-zaius-motherbo...

51 lines
3.5 KiB
Markdown

---
title: "Barreleye G2 and Zaius Motherboard Samples Showcased at the OpenPOWER Summit"
date: "2018-05-14"
categories:
- "blogs"
tags:
- "google"
- "rackspace"
- "openpower-summit"
- "barreleye"
- "zaius"
- "openpower-foundation"
---
By Adi Gangidi
\[caption id="attachment\_5438" align="aligncenter" width="267"\][![Barreleye G2 Accelerator server](images/barreleye-267x300.jpg)](https://openpowerfoundation.org/wp-content/uploads/2018/05/barreleye.jpg) Barreleye G2 Accelerator server\[/caption\]
Rackspace showcased brand new Zaius PVT motherboard samples and Barreleye G2 servers at the [OpenPOWER Summit](https://opfus2018.sched.com/event/E36g/accelerators-development-update-zaius-barreleye-g2), demonstrating industry leading capabilities.
## **Collaboration between Google and Rackspace**
The Zaius/Barreleye G2 OpenPOWER platform was originally [announced](https://blog.rackspace.com/first-look-zaius-server-platform-google-rackspace-collaboration) at the OpenPOWER Summit in 2016 as a collaborative effort between Google and Rackspace. Since then, we have made steady progress on the development of this platform. Weve navigated through engineering validation and test (EVT), design validation and test (DVT) and made various optimizations to the design resulting in refined solution.
We continue to [qualify](https://blog.rackspace.com/zaius-barreleye-g2-server-development-update-2) various OpenCAPI/NVLink 2.0 adapters and play with frameworks ([SNAP](https://github.com/open-power/snap)/[PowerAI](https://www.ibm.com/us-en/marketplace/deep-learning-platform)) that enable easy adoption of these adapters.
## **Zaius motherboard**
Our Zaius motherboard has just entered the production validation and test stage, which reflects our confidence in this design and our continued effort to bring OpenCAPI/NVLink 2.0/PCIe Gen4 accelerators to datacenters via this server housing IBM Power9 processors.
\[caption id="attachment\_5439" align="aligncenter" width="625"\][![PVT Zaius Motherboard](images/PVT-1024x651.png)](https://openpowerfoundation.org/wp-content/uploads/2018/05/PVT.png) PVT Zaius Motherboard\[/caption\]
## **CPU-GPU NVLink 2.0 Interposer Board**
Also at the OpenPOWER Summit, Rackspace displayed our unique, disaggregated implementation of CPU-GPU NVLink 2.0 interposer board. This board is ideal for artificial intelligence and deep learning applications.
Further, when combined with PCIe Gen4, we believe the Interposer Board will provide reference in the server industry for solving two bottlenecks:
1. The slow CPU-GPU link
2. Slow server-to-server network speed
Both bottlenecks are commonplace today in PCIe Gen3 servers.
\[caption id="attachment\_5440" align="aligncenter" width="625"\][![SlimSAS to SXM2 Interposer for support Volta GPU and FPGA HBM2 Card](images/SlimSAS-1024x445.jpg)](https://openpowerfoundation.org/wp-content/uploads/2018/05/SlimSAS.jpg) SlimSAS to SXM2 Interposer for support Volta GPU and FPGA HBM2 Card\[/caption\]
Conference attendees also saw first-in-industry technology demos from Rackspace, including a demo of the worlds first production-ready PCIe Gen4 NVM Express System. You can read about that [here](https://openpowerfoundation.org/blogs/openpower-pcie/).
Rackspace expects to do limited access customer betas later this year, based on Barreleye G2 Accelerator servers.
Customers interested in participating, please reach out by emailing [hardware-engineering@lists.rackspace.com](mailto:hardware-engineering@lists.rackspace.com).