microwatt/litedram/extras
Benjamin Herrenschmidt 599fad117b litedram: Remove old "VexRiscV" based initializations
Support for this has bitrotted and would require refactoring of L2 to
be brought back. It's also not really needed anymore now that we ship
pre-generated litedram and that LiteX supports what we do.

So take it out, which simplifies some of the scripts as well. This also
fixes up CSR alignment the sim model.

Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
..
fusesoc-add-files.py litedram: Remove old "VexRiscV" based initializations
litedram-wrapper-l2.vhdl litedram: Remove old "VexRiscV" based initializations
sim_dram_verilate.mk litedram: Add simulation support
sim_litedram.vhdl litedram: Add simulation support
sim_litedram_c.cpp litedram: Add simulation support
wave.gtkw litedram: Add an L2 cache with store queue
wave.opt litedram: Add an L2 cache with store queue
wave_tb.gtkw litedram: Test bench