A tiny Open POWER ISA softcore written in VHDL 2008
You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 
 
 
 
Go to file
Dan Horák 2d7994dc12 don't cross compile when on Power 5 years ago
fpga
hello_world don't cross compile when on Power 5 years ago
scripts
tests
.gitignore
LICENSE
Makefile
README.md
common.vhdl
core.vhdl
core_tb.vhdl
cr_file.vhdl
crhelpers.vhdl
decode1.vhdl
decode2.vhdl
decode_types.vhdl
execute1.vhdl
execute2.vhdl
fetch1.vhdl
fetch2.vhdl
glibc_random.vhdl
glibc_random_helpers.vhdl
helpers.vhdl
loadstore1.vhdl
loadstore2.vhdl
microwatt.core
multiply.vhdl
multiply_tb.vhdl
ppc_fx_insns.vhdl
register_file.vhdl
sim_console.vhdl
sim_console_c.c
simple_ram_behavioural.vhdl
simple_ram_behavioural_helpers.vhdl
simple_ram_behavioural_helpers_c.c
simple_ram_behavioural_tb.bin
simple_ram_behavioural_tb.vhdl
wishbone_arbiter.vhdl
wishbone_types.vhdl
writeback.vhdl

README.md

Microwatt

A tiny Open POWER ISA softcore written in VHDL 2008. It aims to be simple and easy to understand.

Simulation

  • Build micropython. If you aren't building on a ppc64le box you will need a cross compiler. If it isn't available on your distro grab the powerpc64le-power8 toolchain from https://toolchains.bootlin.com
git clone https://github.com/mikey/micropython
cd micropython
git checkout powerpc
cd ports/powerpc
make -j$(nproc)
cd ../../../
  • Microwatt uses ghdl for simulation. Either install this from your distro or build it. Next build microwatt:
git clone https://github.com/antonblanchard/microwatt
cd microwatt
make
  • Link in the micropython image:
ln -s ../micropython/ports/powerpc/build/firmware.bin simple_ram_behavioural.bin
  • Now run microwatt, sending debug output to /dev/null:
./core_tb > /dev/null

Testing

  • A simple test suite containing random execution test cases and a couple of micropython test cases can be run with:
make -j$(nproc) check

Issues

This is functional, but very simple. We still have quite a lot to do:

  • Need to implement a simple non pipelined divide
  • There are a few instructions still to be implemented
  • Need to add caches and bypassing (in progress)
  • Need to add supervisor state (in progress)