matthew1kalasky3
/
microwatt
forked from cores/microwatt
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
master
fpu-init
loadstore-init
core_debug-init
icache-unused-sig
icache-insn-u-state
dcache-unused-sig
unused-sig
divider-init
loadstore-pmu-init
icache-pmu-events
fpu-typo
less-fpga-init
caravel-mpw6-20220530
caravel-mpw5-20220323
caravel-mpw5-20220322
alt-reset-address
log2ceil-issue
fpu-constant
asic-3
boxarty-20211011
icbi-issue
orange-crab-freq
dcache-nc-fix
remove-potato-uart
cache-tlb-parameters-2
caravel-20210114
caravel-20210105
jtag-port-2
jtag-port
nia-debug
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '05bbbf0772'
${ noResults }
microwatt/litedram/gen-src/sdram_init
History
Benjamin Herrenschmidt 3167515069 sw: Properly mask syscon register fields 
Some fields might get extended with extra bits, use the appropriate
masks when reading the values.

Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
 		5 years ago
..
include litedram: Add an L2 cache with store queue 5 years ago
libc litedram: Add support for Microwatt-initialized controller 6 years ago
Makefile litedram: Add simulation support 5 years ago
bin2hex.py litedram: Add basic support for LiteX LiteDRAM 6 years ago
head.S soc: Rework interconnect 6 years ago
main.c sw: Properly mask syscon register fields 5 years ago
sdram_init.lds.S soc: Rework interconnect 6 years ago