microwatt

Commit Graph

Author	SHA1	Message	Date
Anton Blanchard	3e8a6a8fc2	Add yosys/verilator support Add a microwatt-verilator target that simulates the ghdl -> yosys -> verilog -> verilator path. A good test of ghdl/yosys synthesis. Because the everything is run through synthesis, the instruction image is baked into the build via the RAM_INIT_FILE generic. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>	5 years ago

Author

SHA1

Message

Date

Anton Blanchard

3e8a6a8fc2

Add yosys/verilator support

Add a microwatt-verilator target that simulates the
ghdl -> yosys -> verilog -> verilator path. A good test of
ghdl/yosys synthesis.

Because the everything is run through synthesis, the instruction
image is baked into the build via the RAM_INIT_FILE generic.

Signed-off-by: Anton Blanchard <anton@linux.ibm.com>

1 Commits (e1bac4d6e7f0e4f3ef0621527142a06f056108f5)