12 Commits (d1fdc286c4760a10a5230b1abe7d951d98337c85)

Author	SHA1	Message	Date
Anton Blanchard	5379b805ec	Arty A7 reset pin is C2 ... Use C2 for reset, and fix up a few whitespace issues. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>	5 years ago
riktw	4ebd6fc1f7	Added support for building for Arty A7 boards	5 years ago
Anton Blanchard	95b9f19882	Fix ghdl build error with pp_soc_memory ... Signed-off-by: Anton Blanchard <anton@linux.ibm.com>	5 years ago
Anton Blanchard	1fa0b332ca	micropython only requires 512kB of BRAM ... Mikey points out that our stack grows down from 512kB and our heap is below that too, so we can reduce our BRAM requirements, which allowing some smaller FPGA boards to work. Not sure why I thought we were using memory between 512kB and 1MB. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>	5 years ago
Anton Blanchard	0a0ad9b384	Rebuild hello world assuming a 50MHz clock ... Signed-off-by: Anton Blanchard <anton@linux.ibm.com>	5 years ago
Olof Kindgren	12327034d6	Add and use plle2 primitive for nexys boards	5 years ago
Anton Blanchard	8bc3e8ea0a	Add a simple hello_world example that also echos input ... Signed-off-by: Anton Blanchard <anton@linux.ibm.com>	5 years ago
Olof Kindgren	abca85b034	Add constraint file for Nexys A7	5 years ago
Olof Kindgren	e8ad9bed10	Expose ram init file and memory size through toplevel	5 years ago
Olof Kindgren	b5bccc4c13	Add dummy clock generator	5 years ago
Anton Blanchard	37fe8b954c	Add a few more FPGA related files ... Add a temporary gcc patch to remove hardware divide instructions. Also add a firmware.hex file built with a gcc with the above patch. Right now micropython assumes 1MB of BRAM, which limits the FPGAs we can run on. We should be able to cut it down somewhat. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>	5 years ago
Anton Blanchard	5a29cb4699	Initial import of microwatt ... Signed-off-by: Anton Blanchard <anton@linux.ibm.com>	5 years ago