matthew1kalasky3
/
microwatt
forked from cores/microwatt
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
864 Commits
31 Branches
0 Tags
65 MiB
master
fpu-init
loadstore-init
core_debug-init
icache-unused-sig
icache-insn-u-state
dcache-unused-sig
unused-sig
divider-init
loadstore-pmu-init
icache-pmu-events
fpu-typo
less-fpga-init
caravel-mpw6-20220530
caravel-mpw5-20220323
caravel-mpw5-20220322
alt-reset-address
log2ceil-issue
fpu-constant
asic-3
boxarty-20211011
icbi-issue
orange-crab-freq
dcache-nc-fix
remove-potato-uart
cache-tlb-parameters-2
caravel-20210114
caravel-20210105
jtag-port-2
jtag-port
nia-debug
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'caravel-20210114'
${ noResults }
Commit Graph

864 Commits (caravel-20210114)
 

Author SHA1 Message Date
Anton Blanchard c036363d8f
Merge pull request #3 from olofk/plle2 
Add and use plle2 primitive for nexys boards
 6 years ago
Olof Kindgren 12327034d6 Add and use plle2 primitive for nexys boards 6 years ago
Anton Blanchard 5b2984a15d
Merge pull request #4 from sharkcz/build 
don't cross compile when on Power
 6 years ago
Dan Horák 2d7994dc12 don't cross compile when on Power 6 years ago
Anton Blanchard 8bc3e8ea0a Add a simple hello_world example that also echos input 
Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
 6 years ago
Anton Blanchard 01e6b8f583
Merge pull request #2 from olofk/fusesoc_nexys_a7 
Fusesoc nexys a7
 6 years ago
Olof Kindgren b9bf19f912 Added synthesis target 
The synth target can be used to analyze the core after synthesis
without running P&R. Currently, the only edalize backends that
support synthesis without P&R are vivado and icestorm, and icestorm
needs yosys built with verific support to parse vhdl.

To run synthesis only for a part, run

fusesoc run --target=synth --tool=vivado microwatt --part=<part>

where part is a valid Xilinx part such as xc7a100tcsg324-1
 6 years ago
Olof Kindgren 250d09ed2d Add Nexys Video support 6 years ago
Olof Kindgren 5e56b14125 Add FuseSoC core description file with Nexys A7 support 6 years ago
Olof Kindgren abca85b034 Add constraint file for Nexys A7 6 years ago
Olof Kindgren e8ad9bed10 Expose ram init file and memory size through toplevel 6 years ago
Olof Kindgren b5bccc4c13 Add dummy clock generator 6 years ago
Anton Blanchard 37fe8b954c Add a few more FPGA related files 
Add a temporary gcc patch to remove hardware divide instructions.

Also add a firmware.hex file built with a gcc with the above patch.

Right now micropython assumes 1MB of BRAM, which limits the FPGAs
we can run on. We should be able to cut it down somewhat.

Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
 6 years ago
Anton Blanchard 5a29cb4699 Initial import of microwatt 
Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
 6 years ago