|
|
|
CAPI=2:
|
|
|
|
|
|
|
|
name : ::microwatt:0
|
|
|
|
|
|
|
|
filesets:
|
|
|
|
core:
|
|
|
|
files:
|
|
|
|
- decode_types.vhdl
|
|
|
|
- wishbone_types.vhdl
|
|
|
|
- common.vhdl
|
|
|
|
- fetch1.vhdl
|
|
|
|
- fetch2.vhdl
|
|
|
|
- decode1.vhdl
|
|
|
|
- helpers.vhdl
|
|
|
|
- decode2.vhdl
|
|
|
|
- register_file.vhdl
|
|
|
|
- cr_file.vhdl
|
|
|
|
- crhelpers.vhdl
|
|
|
|
- ppc_fx_insns.vhdl
|
|
|
|
- sim_console.vhdl
|
|
|
|
- logical.vhdl
|
|
|
|
- countzero.vhdl
|
|
|
|
- gpr_hazard.vhdl
|
|
|
|
- cr_hazard.vhdl
|
|
|
|
- control.vhdl
|
|
|
|
- execute1.vhdl
|
|
|
|
- loadstore1.vhdl
|
|
|
|
- loadstore2.vhdl
|
|
|
|
- multiply.vhdl
|
|
|
|
- divider.vhdl
|
Add a rotate/mask/shift unit and use it in execute1
This adds a new entity 'rotator' which contains combinatorial logic
for rotating and masking 64-bit values. It implements the operations
of the rlwinm, rlwnm, rlwimi, rldicl, rldicr, rldic, rldimi, rldcl,
rldcr, sld, slw, srd, srw, srad, sradi, sraw and srawi instructions.
It consists of a 3-stage 64-bit rotator using 4:1 multiplexors at
each stage, two mask generators, output logic and control logic.
The insn_type_t values used for these instructions have been reduced
to just 5: OP_RLC, OP_RLCL and OP_RLCR for the rotate and mask
instructions (clear both left and right, clear left, clear right
variants), OP_SHL for left shifts, and OP_SHR for right shifts.
The control signals for the rotator are derived from the opcode
and from the is_32bit and is_signed fields of the decode_rom_t.
The rotator is instantiated as an entity in execute1 so that we can
be sure we only have one of it.
Signed-off-by: Paul Mackerras <paulus@ozlabs.org>
5 years ago
|
|
|
- rotator.vhdl
|
|
|
|
- writeback.vhdl
|
|
|
|
- insn_helpers.vhdl
|
|
|
|
- core.vhdl
|
|
|
|
- icache.vhdl
|
|
|
|
- plru.vhdl
|
|
|
|
- cache_ram.vhdl
|
|
|
|
- core_debug.vhdl
|
|
|
|
file_type : vhdlSource-2008
|
|
|
|
|
|
|
|
soc:
|
|
|
|
files:
|
|
|
|
- wishbone_arbiter.vhdl
|
|
|
|
- wishbone_debug_master.vhdl
|
|
|
|
- soc.vhdl
|
|
|
|
file_type : vhdlSource-2008
|
|
|
|
|
|
|
|
fpga:
|
|
|
|
files:
|
|
|
|
- fpga/pp_fifo.vhd
|
|
|
|
- fpga/mw_soc_memory.vhdl
|
|
|
|
- fpga/soc_reset.vhdl
|
|
|
|
- fpga/pp_soc_uart.vhd
|
|
|
|
- fpga/pp_utilities.vhd
|
|
|
|
- fpga/toplevel.vhdl
|
|
|
|
- fpga/firmware.hex : {copyto : firmware.hex, file_type : user}
|
|
|
|
file_type : vhdlSource-2008
|
|
|
|
|
|
|
|
debug_xilinx:
|
|
|
|
files:
|
|
|
|
- dmi_dtm_xilinx.vhdl : {file_type : vhdlSource-2008}
|
|
|
|
|
|
|
|
debug_dummy:
|
|
|
|
files:
|
|
|
|
- dmi_dtm_dummy.vhdl : {file_type : vhdlSource-2008}
|
|
|
|
|
|
|
|
nexys_a7:
|
|
|
|
files:
|
|
|
|
- fpga/nexys_a7.xdc : {file_type : xdc}
|
|
|
|
- fpga/clk_gen_plle2.vhd : {file_type : vhdlSource-2008}
|
|
|
|
|
|
|
|
nexys_video:
|
|
|
|
files:
|
|
|
|
- fpga/nexys-video.xdc : {file_type : xdc}
|
|
|
|
- fpga/clk_gen_plle2.vhd : {file_type : vhdlSource-2008}
|
|
|
|
|
|
|
|
arty_a7:
|
|
|
|
files:
|
|
|
|
- fpga/arty_a7.xdc : {file_type : xdc}
|
|
|
|
- fpga/clk_gen_plle2.vhd : {file_type : vhdlSource-2008}
|
|
|
|
|
|
|
|
cmod_a7-35:
|
|
|
|
files:
|
|
|
|
- fpga/cmod_a7-35.xdc : {file_type : xdc}
|
|
|
|
- fpga/clk_gen_mcmm.vhd : {file_type : vhdlSource-2008}
|
|
|
|
|
|
|
|
targets:
|
|
|
|
nexys_a7:
|
|
|
|
default_tool: vivado
|
|
|
|
filesets: [core, nexys_a7, soc, fpga, debug_xilinx]
|
|
|
|
parameters :
|
|
|
|
- memory_size
|
|
|
|
- ram_init_file
|
|
|
|
- clk_input
|
|
|
|
- clk_frequency
|
|
|
|
tools:
|
|
|
|
vivado: {part : xc7a100tcsg324-1}
|
|
|
|
toplevel : toplevel
|
|
|
|
|
|
|
|
nexys_video:
|
|
|
|
default_tool: vivado
|
|
|
|
filesets: [core, nexys_video, soc, fpga, debug_xilinx]
|
|
|
|
parameters :
|
|
|
|
- memory_size
|
|
|
|
- ram_init_file
|
|
|
|
- clk_input
|
|
|
|
- clk_frequency
|
|
|
|
tools:
|
|
|
|
vivado: {part : xc7a200tsbg484-1}
|
|
|
|
toplevel : toplevel
|
|
|
|
|
|
|
|
arty_a7-35:
|
|
|
|
default_tool: vivado
|
|
|
|
filesets: [core, arty_a7, soc, fpga, debug_xilinx]
|
|
|
|
parameters :
|
|
|
|
- memory_size
|
|
|
|
- ram_init_file
|
|
|
|
- clk_input
|
|
|
|
- clk_frequency
|
|
|
|
tools:
|
|
|
|
vivado: {part : xc7a35ticsg324-1L}
|
|
|
|
toplevel : toplevel
|
|
|
|
|
|
|
|
arty_a7-100:
|
|
|
|
default_tool: vivado
|
|
|
|
filesets: [core, arty_a7, soc, fpga, debug_xilinx]
|
|
|
|
parameters :
|
|
|
|
- memory_size
|
|
|
|
- ram_init_file
|
|
|
|
- clk_input
|
|
|
|
- clk_frequency
|
|
|
|
tools:
|
|
|
|
vivado: {part : xc7a100ticsg324-1L}
|
|
|
|
toplevel : toplevel
|
|
|
|
|
|
|
|
cmod_a7-35:
|
|
|
|
default_tool: vivado
|
|
|
|
filesets: [core, cmod_a7-35, soc, fpga, debug_xilinx]
|
|
|
|
parameters :
|
|
|
|
- memory_size
|
|
|
|
- ram_init_file
|
|
|
|
- reset_low=false
|
|
|
|
- clk_input=12000000
|
|
|
|
- clk_frequency
|
|
|
|
tools:
|
|
|
|
vivado: {part : xc7a35tcpg236-1}
|
|
|
|
toplevel : toplevel
|
|
|
|
|
|
|
|
synth:
|
|
|
|
filesets: [core, soc]
|
|
|
|
tools:
|
|
|
|
vivado: {pnr : none}
|
|
|
|
toplevel: core
|
|
|
|
|
|
|
|
parameters:
|
|
|
|
memory_size:
|
|
|
|
datatype : int
|
|
|
|
description : On-chip memory size (bytes)
|
|
|
|
paramtype : generic
|
|
|
|
|
|
|
|
ram_init_file:
|
|
|
|
datatype : file
|
|
|
|
description : Initial on-chip RAM contents
|
|
|
|
paramtype : generic
|
|
|
|
|
|
|
|
reset_low:
|
|
|
|
datatype : bool
|
|
|
|
description : External reset button polarity
|
|
|
|
paramtype : generic
|
|
|
|
|
|
|
|
clk_input:
|
|
|
|
datatype : int
|
|
|
|
description : Clock input frequency in HZ (for top-generic based boards)
|
|
|
|
paramtype : generic
|
|
|
|
default : 100000000
|
|
|
|
|
|
|
|
clk_frequency:
|
|
|
|
datatype : int
|
|
|
|
description : Generated system clock frequency in HZ (for top-generic based boards)
|
|
|
|
paramtype : generic
|
|
|
|
default : 50000000
|