matthew1kalasky3
/
microwatt
forked from cores/microwatt
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
master
fpu-init
loadstore-init
core_debug-init
icache-unused-sig
icache-insn-u-state
dcache-unused-sig
unused-sig
divider-init
loadstore-pmu-init
icache-pmu-events
fpu-typo
less-fpga-init
caravel-mpw6-20220530
caravel-mpw5-20220323
caravel-mpw5-20220322
alt-reset-address
log2ceil-issue
fpu-constant
asic-3
boxarty-20211011
icbi-issue
orange-crab-freq
dcache-nc-fix
remove-potato-uart
cache-tlb-parameters-2
caravel-20210114
caravel-20210105
jtag-port-2
jtag-port
nia-debug
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'b29c58f3d1'
${ noResults }
microwatt/tests/727.out

38 lines
793 B
Plaintext
Raw Normal View History Unescape Escape

Dump CTR, LR and CR on sim termination, and update our tests Right now our test cases fold the SPRs into the GPRs. That makes debugging fails more difficult than it needs to be, so print out the CTR, LR and CR. We still need to print the XER, but that is in two spots in microwatt and will take some more work. This also adds many instructions to the tests that we have added lately including overflow instructions, CR logicals and mt/mfxer. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
5 years ago
GPR0 FFFFFFFFFFFFFFC5
GPR1 0000000000000000
GPR2 0000000000000040
GPR3 0000000000000020
GPR4 0000000000000000
GPR5 FFFFFFFFFFFFFFFE
GPR6 0000000000000000
GPR7 0000000000000000
GPR8 000000000000003A
GPR9 0000000000000000
GPR10 0000000000000000
GPR11 0000000000000000
GPR12 0000000000000000
GPR13 0000000000000000
GPR14 0000000000000000
GPR15 FFFFFFFFFFFFFFFF
GPR16 0000000000000000
GPR17 0000000000000000
GPR18 0000000000000000
GPR19 FFFFFFFFFFFFFFFF
GPR20 000000000000003A
GPR21 FFFFFFFFFFFFF8A0
GPR22 0000000000000000
GPR23 0000000000000020
GPR24 0000000000000000
GPR25 FFFE00000FFFFFFF
GPR26 0000000000000000
GPR27 0000000000000000
GPR28 0000000000000040
GPR29 0000000000000040
GPR30 FFFFFFFFFFFFFFBF
GPR31
CR 0000000053559C73
LR FFFFFFFFFFFFFFFF
CTR FFFFFFFFFFFFFFFF
XER 00000000A0040000