matthew1kalasky3
/
microwatt
forked from cores/microwatt
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
master
fpu-init
loadstore-init
core_debug-init
icache-unused-sig
icache-insn-u-state
dcache-unused-sig
unused-sig
divider-init
loadstore-pmu-init
icache-pmu-events
fpu-typo
less-fpga-init
caravel-mpw6-20220530
caravel-mpw5-20220323
caravel-mpw5-20220322
alt-reset-address
log2ceil-issue
fpu-constant
asic-3
boxarty-20211011
icbi-issue
orange-crab-freq
dcache-nc-fix
remove-potato-uart
cache-tlb-parameters-2
caravel-20210114
caravel-20210105
jtag-port-2
jtag-port
nia-debug
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '94dd8bc480'
${ noResults }
microwatt/tests/2.out

38 lines
793 B
Plaintext
Raw Normal View History Unescape Escape

Dump CTR, LR and CR on sim termination, and update our tests Right now our test cases fold the SPRs into the GPRs. That makes debugging fails more difficult than it needs to be, so print out the CTR, LR and CR. We still need to print the XER, but that is in two spots in microwatt and will take some more work. This also adds many instructions to the tests that we have added lately including overflow instructions, CR logicals and mt/mfxer. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
5 years ago
GPR0 0000000000007CF4
GPR1 0000000000000001
GPR2 0000000000000000
GPR3 000000000001C020
GPR4 0000000000000002
GPR5 FFFFFFFF00005FA3
GPR6 FFFFF8000001C01F
GPR7 0000000000000000
GPR8 0000000000000000
GPR9 0000000000000002
GPR10 FFFFFFFFFFFFFFFF
GPR11 0000000000000000
GPR12 000000000001C020
GPR13 000000000001C01F
GPR14 0000000000000400
GPR15 0000000000000000
GPR16 0000000000000000
GPR17 1FFFF40B9F000001
GPR18 0000000000000000
GPR19 0000000000000040
GPR20 0000000000000000
GPR21 000000000000001C
GPR22 0000000000008A22
GPR23 0000080000000000
GPR24 0000000000000000
GPR25 0000000000000014
GPR26 1FFFF40B9F000001
GPR27 000000000000E3A2
GPR28 0000000000000000
GPR29 00000000FFFFFFFF
GPR30 0000000000000000
GPR31
CR 000000005043137D
LR FEF8003FFFF89C79
CTR FFFFFFFFFFFE3FE0
XER 00000000A0040000