matthew1kalasky3
/
microwatt
forked from cores/microwatt
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
master
fpu-init
loadstore-init
core_debug-init
icache-unused-sig
icache-insn-u-state
dcache-unused-sig
unused-sig
divider-init
loadstore-pmu-init
icache-pmu-events
fpu-typo
less-fpga-init
caravel-mpw6-20220530
caravel-mpw5-20220323
caravel-mpw5-20220322
alt-reset-address
log2ceil-issue
fpu-constant
asic-3
boxarty-20211011
icbi-issue
orange-crab-freq
dcache-nc-fix
remove-potato-uart
cache-tlb-parameters-2
caravel-20210114
caravel-20210105
jtag-port-2
jtag-port
nia-debug
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '5ef5604b65'
${ noResults }
microwatt/.gitignore

6 lines
33 B
Plaintext
Raw Normal View History Unescape Escape

Initial import of microwatt Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
5 years ago
*.o
*~
*.cf
*.s
Update gitignore for new test bench build files Just ignore all *_tb files Signed-off-by: Michael Neuling <mikey@neuling.org>
5 years ago
*_tb
gitignore: Fix RAM file name From: commit 8e0389b9736c60572e13ef5eeb50d3a775c3ffc6 Author: Benjamin Herrenschmidt <benh@kernel.crashing.org> Date: Wed Oct 23 12:08:55 2019 +1100 ram: Rework main RAM interface We need to change the name. Signed-off-by: Michael Neuling <mikey@neuling.org>
5 years ago
main_ram.bin