Add meeting minutes Mar 30 2022

Todd Rosedahl 2 years ago
parent f6549ccf81
commit cf7ca5b665

@ -0,0 +1,268 @@
title: Meeting Minutes 2022-03-30
date: 2022-03-30
- toddrosedahl,ibm
- toshaanbharvani,vantosh
- timansell,google
- michaelneuling,ibm
draft: false

# LibreBMC SIG Meeting

Meeting date: 30 March 2022
Access link:
Meeting ID: 91597478078

# Call to Order

### Anti-trust Reminder

This is a reminder that all OpenPOWER Foundation activities are subject to strict compliance with the OpenPOWER Foundations Antitrust Guidelines. Each individual participant and attendee at this meeting is responsible for knowing the contents of the Antitrust Guidelines, and for complying with the Antitrust Guidelines. Copies of the Antitrust Guidelines are available at: [Antitrust Guidelines](


* **Items added by Tim below:**
* SymbiFlow is now called F4PGA (FOSS Flow For FPGA) and homed under the CHIPS Alliance;
* New website -
* Announcement -
* -
* (You might find the ["tools working group"]( and the ["SystemVerilog working group"](
* Xilinx is contributing to the f4pga-wg workgroup;
* There are also a lot of universities joining to participate.

* **New Project Ideas from Tim:**
* It would be great to get help with getting GHDL into conda-eda
* It would be great to get help with adding POWER support into conda-eda
* It would be great to investigate "EDA Containers" for usage with LiteX

## Hardware Update

* Lattice ECP5 version of DC-SCM
* Still missing some chips, but they do have the ECP5. Covid outbreak stopped chips.

* Follow up on new hardware possabilities;
* Lattice [Crosslink NX]( or [Certus]( (from [Lattice's Nexus FPGAs]( based design -- Google funded open source tools here for a Google project.
* [Xilinx Artix Ultrascale+]( -- Would still need more work done with open source tooling, but [prjuray]( and [interchange format is starting]( to support these.
* **Could run at 400-500Mhz (vs 100Mhz)**
* [Xilinx Kintex 7 part]( is progressing pretty well. More like a $15-$20 USD cost part however...
* Antmicro are using a Kintex 7 in our [DataCenter RowHammer Tester board](
* Virtex support could be added but would need someone working on the open source tools to do this. More like >$50 USD cost part...

## Bringup

* AntMicro has all the HW it needs to do bring-up on the AC922.
* They agreed to replicate the Aussie results
* **Mikey sent Todd a brief guide to where the code is, the steps, etc.**
* Looks good, **Todd sent this on to Antmicro asking them to replicate the results and then use these instructions as a start of the README**
* **Todd to see if Antmicro could port microwatt into litex natively**

## OCP DC-SCM 2.0 Working Group -- Meets bi-weekly

* Todd to run a call with Google and some other key players to discuss our common direction for the 3.0 standard. Still WIP. Trying to define the functions/areas that we need to go after. Lots of moving parts here in the industry.
* **Need a company that plans to implement a DC-SCM 2.0 card in order to get the standard approved.**

## Conference Report follow ups

* Nothing New yet. **Working on setting up meetings with microsoft and ASPEED near term.**

## Communication / Collaboration

* Still seem to be issues with sending iCal meeting invites.
* Yes, this is still an issue, we have some work-arounds planned
* Seems to add to the calendar, but puts in limited information
* Update?

* Standing Reminder: Everyone should be posting things into the #librebmc-sig slack channel.

## Gateware


## Simulation

* Antmicro to discuss Renode **Recap this for this audience**
* Advantage over QEMU is the device availability in the model related to BMC functions. Temp sensors, power supplies, etc
* Is not an RTL simulator, but would help for OpenBMC and Kernel driver debug
* Many LiteX peripherals are supported
* If a peripheral is not supported, it needs to be created
* If we chose to use Renode, we need to create the list of needed peripherals vs available
* Add Piotr Presentation link [HERE](
* **Todd** to send note to Piotr with information on what we would like to do with Renode and where the links are to the code/etc. **WIP**
* Progress on MicroWatt CPU replacement (OpenPower foundation funded?)
* OPF is funding an FPGA optimized soft core
* Target was "VexRISCV" resource usage and performance. **Todd to schedule at a future meeting**

## Toolchain


## Software


## FPGA Usage Barriers

* List of opens (potential barriers) for using FPGAs as BMCs **Update here?**
* Cost -- Munir to follow up
* Soft Error Rates -- Munir to follow up
* Hard fails roughly the same as an ASIC
* Looks like Xilinx SER FIT is reasonable (<200).
* And detectable and fixable with an image reload
* **Performance? 8X slower than an ASPEED?**
* Image size

## Workgroup Collaboration Tools

* [Meeting Minutes](
* Meeting invites are still not seeming to get mailed?
* Long term TODO : Need to make the system actually sends emails with ical attachments. It will take awhile to make this work. Rather we should have interested parties import the cal and get notifications.
* [WebSys Document](

- OPF Discuss (with calendar and link to chat)

- Slack / IRC / Mattermost
#librebmc on libera (namespace)

- OPF Files

- OPF Discuss

- OPF GIT repository
Will be mirrored to github and gitlab

- OPF Kanban (linked with chat)

## Community Involvement

* How do we generate more activity/interest
* Engage Universities
* **A Professor asked on linked in "How can me and my students contribute to this project"**
* **What can we have them do right now?**
* Linux-on-Litex-VexRiscV => Linux-on-Linux-Microwatt (/cc Anton)
* Port LPC to Renode (/cc Piotr)
* Documentation (/cc all)
* **Todd reached out and the professor is interested. Todd will set up a special call next week. Available times/interest from the group? Help is needed to present the technical details**
* **We need mentors to be contacts and help guide the students. No matter what we come up with for projects and no matter which method we use to get things done**
* **Other ideas from Joel**
* Get a working litex configuration for microwatt
* microwatt is an option in litex, but it is not complete. Need the interrupt controller workng and linux booting
* Add CI so we know when litex breaks
* We have an ecosystem of :micropython, u-boot, linux.
* All work, but only in specific configs. Documenting and testing those configurations would be a good project.
* Define a boot loader for microwatt
* so that it will work across configurations (arty, orangecrab)
* Offer badges/certificates
* Offer Bounties
* Major League Hacking Interships
* Start end of May.
* Need to sign up by end of March
* Must have sponsors to guide students and hold office hours
* **We missed this window, but the next one starts in Sept and we will circle back on this in a month or so. We still need to think about detailed work tasks and who can be mentors**
* To use MLH, We need BoD (Board of Directors) approval
* **Need work items clearly identified and easily understood**

* To enable the community, we need to do the following:

* Documentation -- need build instructions, readme, etc
* Need someone replicate the FPGA/OpenBMC load from scratch
* Then document the process for others to follow
* Toshaan said he would do this with help from Anton/Mikey
* Todd to send him the DC-SCM board and interposer
* Mikey to send him the ROT jumper
* **This plan is on hold. See if Antmicro can make progres here**
* Need small simple tasks identified
* Can we, right now, carve out Lite-X peripherals to be ported?
* Get the FPGA/DC-SCM card booting the AC922

* Incorporate microwatt into lite-x natively.
* Enable others
* Need others to be able to re-create the results.
* Build all pieces -- Core, peripherals, OpenBMC,etc
* Need official OpenBMC project and a makefile, bitbake/etc
* **Need the project broken down into manageable pieces**
* Include the firmware into the CI infrastructure
* Add Full FPGA support (I2C, FSI, etc) More than just bit banging:
a. PCIe
b. I2C
c. USB
d. FSI
e. GPIOs
f. LPC
g. Enet
h. Refclock
k. DDR
* Add Full OpenBMC support for the AC922
* Fork the Witherspoon OpenBMC and run it

* Other Ideas?

* Need LiteX-Hub support and integration
* Add more FPGA boards supports
* Get it running on Raspbery PI

* It was suggested that we should have a logo for libreBMC. Any thoughts from the team. Nice to have, but should not be a focus right now.
* **I did see an offer of help for a logo. I will follow up. TBD**

## Making Progress
* **IDEAS for Making Progress**
* Incremental goal? Linux on LiteX VexRISCV like repository -- IE An example for just running a POWER Linux system on as many FPGA development boards as possible?
* -- >30 boards supported...
* Repository exists -

* Could work on things like;
* Improving Ethernet performance.


## Goals -- Where do we want to be in 3mo, 6mo, 1 year -- WIP
* Tasks defined and project broken down
* Able to generate a bitstream for an FPGA using fully open source toolchain.
* Have RTL suitable for real production usage that has software support in the upstream OpenBMC project.
* Someone seriously starting to do a real (non-development) LibreBMC deployment.
* Fully functional Gateware and OpenBMC code stack for AC922
* Determine the performance/size

## Next Meeting

{{< localdatetime date="2022-04-14" time="16:00" >}}