You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

Benjamin Herrenschmidt a3857aac94 litedram: Add an L2 cache with store queue ... This adds a cache between the wishbone and litedram with the following features (at this point, it's still evolving) - 128 bytes line width in order to have a reasonable amount of litedram pipelining on the 128-bit wide data port. - Configurable geometry otherwise - Stores are acked immediately on wishbone whether hit or miss (minus a 2 cycles delay if there's a previous load response in the way) and sent to LiteDRAM via 8 entries (configurable) store queue Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>		5 years ago
..
sdram_init	litedram: Add an L2 cache with store queue	5 years ago
arty.yml	litedram: Update to new LiteX/LiteDRAM version	5 years ago
dram-init-mem.vhdl	litedram: Add support for booting without BRAM	5 years ago
generate.py	litedram: Add simulation support	5 years ago
nexys-video.yml	litedram: Update to new LiteX/LiteDRAM version	5 years ago
no-init-mem.vhdl	litedram: Split the init memory from the main wrapper	5 years ago
sim.yml	litedram: Add simulation support	5 years ago