A tiny Open POWER ISA softcore written in VHDL 2008

openpower ppc64le processor vhdl

You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

Go to file

Anton Blanchard 9fbaea6f08 Rework CR file and add forwarding Handle the CR as a single field with per nibble enables. Forward any writes in the same cycle. If this proves to be an issue for timing, we may want to revisit this in the future. For now, it keeps things simple. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>		6 years ago
fpga	Cmod A7-35 support	6 years ago
hello_world	…
scripts	Fix verific script with new VHDL files	6 years ago
tests	…
.gitignore	…
.travis.yml	…
LICENSE	…
Makefile	Rework SOC reset	6 years ago
README.md	…
common.vhdl	Rework CR file and add forwarding	6 years ago
core.vhdl	Use a better input signal in writeback	6 years ago
core_tb.vhdl	…
cr_file.vhdl	Rework CR file and add forwarding	6 years ago
crhelpers.vhdl	…
decode1.vhdl	Rework CR file and add forwarding	6 years ago
decode2.vhdl	Rework CR file and add forwarding	6 years ago
decode_types.vhdl	…
execute1.vhdl	…
execute2.vhdl	…
fetch1.vhdl	…
fetch2.vhdl	…
glibc_random.vhdl	…
glibc_random_helpers.vhdl	…
helpers.vhdl	…
insn_helpers.vhdl	…
loadstore1.vhdl	…
loadstore2.vhdl	Stores need to wait for wishbone write ack	6 years ago
microwatt.core	Cmod A7-35 support	6 years ago
multiply.vhdl	…
multiply_tb.vhdl	…
ppc_fx_insns.vhdl	…
register_file.vhdl	…
sim_console.vhdl	…
sim_console_c.c	…
simple_ram_behavioural.vhdl	…
simple_ram_behavioural_helpers.vhdl	…
simple_ram_behavioural_helpers_c.c	…
simple_ram_behavioural_tb.bin	…
simple_ram_behavioural_tb.vhdl	…
wishbone_arbiter.vhdl	…
wishbone_types.vhdl	…
writeback.vhdl	Rework CR file and add forwarding	6 years ago

README.md

Microwatt

A tiny Open POWER ISA softcore written in VHDL 2008. It aims to be simple and easy to understand.

Simulation using ghdl

MicroPython running on Microwatt

Build micropython. If you aren't building on a ppc64le box you will need a cross compiler. If it isn't available on your distro grab the powerpc64le-power8 toolchain from https://toolchains.bootlin.com

git clone https://github.com/mikey/micropython
cd micropython
git checkout powerpc
cd ports/powerpc
make -j$(nproc)
cd ../../../

Microwatt uses ghdl for simulation. Either install this from your distro or build it. Next build microwatt:

git clone https://github.com/antonblanchard/microwatt
cd microwatt
make

Link in the micropython image:

ln -s ../micropython/ports/powerpc/build/firmware.bin simple_ram_behavioural.bin

Now run microwatt, sending debug output to /dev/null:

./core_tb > /dev/null

Synthesis on Xilinx FPGAs using Vivado

Install Vivado (I'm using the free 2019.1 webpack edition).
Setup Vivado paths:

source /opt/Xilinx/Vivado/2019.1/settings64.sh

Install FuseSoC:

pip3 install --user -U fusesoc

Create a working directory and point FuseSoC at microwatt:

mkdir microwatt-fusesoc
cd microwatt-fusesoc
fusesoc library add microwatt /path/to/microwatt/

Build using FuseSoC. For hello world (Replace nexys_video with your FPGA board):

fusesoc run --target=nexys_video microwatt --memory_size=8192 --ram_init_file=/path/to/microwatt/fpga/hello_world.hex

To build micropython (currently requires 1MB of BRAM eg an Artix-7 A200):

fusesoc run --target=nexys_video microwatt

Testing

A simple test suite containing random execution test cases and a couple of micropython test cases can be run with:

make -j$(nproc) check

Issues

This is functional, but very simple. We still have quite a lot to do:

Need to implement a simple non pipelined divide
There are a few instructions still to be implemented
Need to add caches and bypassing (in progress)
Need to add supervisor state (in progress)