You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

Benjamin Herrenschmidt 8bb3c8f8b6 soc: Add DRAM address decoding ... Still not attached to any board Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>		5 years ago
..
LICENSE	…
arty_a7.xdc	Add SPI configuration to Xilinx constraint files	5 years ago
clk_gen_bypass.vhd	Fix clk_gen_bypass	5 years ago
clk_gen_mcmm.vhd	Improve PLL/MMCM clocks configuration	5 years ago
clk_gen_plle2.vhd	Improve PLL/MMCM clocks configuration	5 years ago
cmod_a7-35.xdc	Add SPI configuration to Xilinx constraint files	5 years ago
firmware.hex	…
hello_world.hex	Update hello_world for 100Mhz clock	5 years ago
main_bram.vhdl	Fix some ghdlsynth issues with fpga_bram	5 years ago
nexys-video.xdc	Add SPI configuration to Xilinx constraint files	5 years ago
nexys_a7.xdc	Add SPI configuration to Xilinx constraint files	5 years ago
pp_fifo.vhd	fifo: Reformat	5 years ago
pp_soc_uart.vhd	Add a few FFs on the RX input to avoid metastability issues	5 years ago
pp_utilities.vhd	…
soc_reset.vhdl	Rework SOC reset	5 years ago
soc_reset_tb.vhdl	Rework SOC reset	5 years ago
toplevel.vhdl	soc: Add DRAM address decoding	5 years ago