You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
107 lines
3.1 KiB
VHDL
107 lines
3.1 KiB
VHDL
library ieee;
|
|
use ieee.std_logic_1164.all;
|
|
|
|
entity soc_reset_tb is
|
|
end soc_reset_tb;
|
|
|
|
architecture behave of soc_reset_tb is
|
|
signal ext_clk : std_ulogic;
|
|
signal pll_clk : std_ulogic;
|
|
|
|
signal pll_locked_in : std_ulogic;
|
|
signal ext_rst_in : std_ulogic;
|
|
|
|
signal pll_rst_out : std_ulogic;
|
|
signal pll_rst_out_expected : std_ulogic;
|
|
signal rst_out : std_ulogic;
|
|
signal rst_out_expected : std_ulogic;
|
|
|
|
constant clk_period : time := 10 ns;
|
|
|
|
type test_vector is record
|
|
pll_locked_in : std_ulogic;
|
|
ext_rst_in : std_ulogic;
|
|
pll_rst_out : std_ulogic;
|
|
rst_out : std_ulogic;
|
|
end record;
|
|
|
|
type test_vector_array is array (natural range <>) of test_vector;
|
|
constant test_vectors : test_vector_array := (
|
|
-- PLL not locked, reset button not pressed
|
|
('0', '1', '1', '1'),
|
|
('0', '1', '1', '1'),
|
|
('0', '1', '1', '1'),
|
|
('0', '1', '1', '1'),
|
|
-- Reset is removed from the PLL
|
|
('0', '1', '0', '1'),
|
|
('0', '1', '0', '1'),
|
|
('0', '1', '0', '1'),
|
|
-- At some point PLL comes out of reset
|
|
('1', '1', '0', '1'),
|
|
('1', '1', '0', '1'),
|
|
('1', '1', '0', '1'),
|
|
('1', '1', '0', '1'),
|
|
-- Finally SOC comes out of reset
|
|
('1', '1', '0', '0'),
|
|
('1', '1', '0', '0'),
|
|
|
|
-- PLL locked, reset button pressed
|
|
('1', '0', '0', '1'),
|
|
('1', '0', '0', '1'),
|
|
('1', '0', '0', '1'),
|
|
-- PLL locked, reset button released
|
|
('1', '1', '0', '1'),
|
|
('1', '1', '0', '1'),
|
|
('1', '1', '0', '1'),
|
|
-- Finally SOC comes out of reset
|
|
('1', '1', '0', '0')
|
|
);
|
|
begin
|
|
soc_reset_0: entity work.soc_reset
|
|
generic map (
|
|
PLL_RESET_CLOCKS => 4,
|
|
SOC_RESET_CLOCKS => 4,
|
|
RESET_LOW => true
|
|
)
|
|
port map (
|
|
ext_clk => ext_clk,
|
|
pll_clk => pll_clk,
|
|
pll_locked_in => pll_locked_in,
|
|
ext_rst_in => ext_rst_in,
|
|
pll_rst_out => pll_rst_out,
|
|
rst_out => rst_out
|
|
);
|
|
|
|
clock: process
|
|
begin
|
|
ext_clk <= '0';
|
|
pll_clk <= '0';
|
|
wait for clk_period/2;
|
|
ext_clk <= '1';
|
|
pll_clk <= '1';
|
|
wait for clk_period/2;
|
|
end process clock;
|
|
|
|
stim: process
|
|
begin
|
|
for i in test_vectors'range loop
|
|
(pll_locked_in, ext_rst_in, pll_rst_out_expected, rst_out_expected) <= test_vectors(i);
|
|
|
|
--report "pll_locked_in " & std_ulogic'image(pll_locked_in);
|
|
--report "ext_rst_in " & std_ulogic'image(ext_rst_in);
|
|
--report "pll_rst_out " & std_ulogic'image(pll_rst_out);
|
|
--report "rst_out" & std_ulogic'image(rst_out);
|
|
|
|
assert pll_rst_out_expected = pll_rst_out report "pll_rst_out bad";
|
|
assert rst_out_expected = rst_out report "rst_out bad";
|
|
|
|
wait for clk_period;
|
|
end loop;
|
|
|
|
wait for clk_period;
|
|
|
|
assert false report "end of test" severity failure;
|
|
wait;
|
|
end process;
|
|
end behave;
|