microwatt/fpga
Raptor Engineering Development Team fcb783a0fb Extend LiteDRAM VHDL wrapper to allow more than one clock line
This is necessary for the upcoming Arctic Tern system enablement,
since Arctic Tern uses two DRAM devices and a separate clock line
is routed to each device.  LiteX handles this behavior correctly,
therefore we assume other hardware exists that uses a similar
DRAM clock design.

Updates from Mikey to fix some compile issues.

Signed-off-by: Timothy Pearson <tpearson@raptorengineering.com>
Signed-off-by: Michael Neuling <mikey@neuling.org>
..
LICENSE Initial import of microwatt
acorn-cle-215.xdc acorn: Add support for the Acorn CLE 215+
arty_a7.xdc Remove -add from xdc files
clk_gen_bypass.vhd Fix clk_gen_bypass
clk_gen_ecp5.vhd ECP5: Adjust PLL constants so the PLL lock indication works
clk_gen_mcmm.vhd Fix some whitespace issues
clk_gen_plle2.vhd fpga/clk_gen_plle2: Add support for 50Mhz->100Mhz
cmod_a7-35.xdc Remove -add from xdc files
firmware.hex Add a few more FPGA related files
fpga-random.vhdl Add random number generator and implement the darn instruction
fpga-random.xdc Add random number generator and implement the darn instruction
genesys2.xdc Remove -waveform from xdc files
hello_world.hex hello_world: Use new headers and frequency from syscon
main_bram.vhdl Rename 'do' signal to avoid verilator System Verilog warning
nexys-video.xdc litesdcard: Add Nexys Video support
nexys_a7.xdc Remove -add from xdc files
pp_fifo.vhd pp_fifo: Fix full fifo losing all data on simultaneous push & pop
pp_soc_uart.vhd uart: Remove combinational loops on ack and stall signal
pp_utilities.vhd Initial import of microwatt
soc_reset.vhdl soc_reset: Use counters, add synchronizers
soc_reset_tb.vhdl Exit cleanly from testbench on success
top-acorn-cle-215.vhdl Extend LiteDRAM VHDL wrapper to allow more than one clock line
top-arty.vhdl Extend LiteDRAM VHDL wrapper to allow more than one clock line
top-generic.vhdl core: Add a short multiplier
top-genesys2.vhdl Extend LiteDRAM VHDL wrapper to allow more than one clock line
top-nexys-video.vhdl Extend LiteDRAM VHDL wrapper to allow more than one clock line
top-orangecrab0.2.vhdl Extend LiteDRAM VHDL wrapper to allow more than one clock line
top-wukong-v2.vhdl Extend LiteDRAM VHDL wrapper to allow more than one clock line
wukong-v2.xdc Add support for QMTech Wukong v2 board