bedc9c0085
litedram ignores a couple of signals of his "pseudo-axi" port, this adds a bit of documentation around it. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
5 years ago | |
---|---|---|
.. | ||
fusesoc-add-files.py | 5 years ago | |
litedram-wrapper-l2.vhdl | 5 years ago | |
sim_dram_verilate.mk | 5 years ago | |
sim_litedram.vhdl | 5 years ago | |
sim_litedram_c.cpp | 5 years ago | |
wave.gtkw | 5 years ago | |
wave.opt | 5 years ago | |
wave_tb.gtkw | 5 years ago |