A tiny Open POWER ISA softcore written in VHDL 2008
You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 
 
 
 
Go to file
Yunseong Kim 3bfa3c6417
Merge c2d44b25ae into c5abe3c0a9
2 months ago
.github/workflows ci: Use newer version of actions/upload-artifact (#433) 4 months ago
constraints ECPIX-5: Add liteeth support 1 year ago
fpga Arty A7: Reduce warnings from Vivado 3 months ago
hello_world hello_world: Debug print the gitinfo syscon register 3 years ago
include soc: Move timebase back into the core and enable writing to it 2 months ago
lib
litedram litedram: Update generated code 2 months ago
liteeth liteeth: Update generated code 2 months ago
litesdcard litesdcard: Update generated code 2 months ago
media
micropython
openocd ECPIX-5: Add basic support 1 year ago
rust_lib_demo
scripts mw_debug: Add -c flag to select which CPU core to address 3 months ago
sim-unisim
tests tests: Add a test for the hash instructions hash{st,cmp}[p] 3 months ago
uart16550 Bundle the uart16550 core file 3 years ago
verilator
.gitignore Ignore vunit_out in git 3 years ago
LICENSE
Makefile Implement cfuged, pdepd and pextd 4 months ago
README.md Update README.md to follow the latest version linux 8 months ago
bitsort.vhdl core: Change bperm to a simpler and slower implementation 3 months ago
cache_ram.vhdl dcache: Reduce metavalue warnings 3 years ago
common.vhdl soc: Move timebase back into the core and enable writing to it 2 months ago
control.vhdl control: Use a 1-hot encoding for bypass enables 3 months ago
core.vhdl soc: Move timebase back into the core and enable writing to it 2 months ago
core_debug.vhdl execute1: Make CFAR able to be written using mtspr and read using DMI debug 4 months ago
core_dram_tb.vhdl Move alt_reset to syscon 3 years ago
core_flash_tb.vhdl
core_tb.vhdl
countbits.vhdl Arty A7: Reduce warnings from Vivado 3 months ago
countbits_tb.vhdl Add a second execute stage to the pipeline 3 years ago
cr_file.vhdl execute1: Restructure to separate out execution of side effects 3 years ago
crhelpers.vhdl
dcache.vhdl core: Implement two data watchpoints 3 months ago
dcache_tb.vhdl Fix dcache_tb (and add dump of victim way to dcache) 3 years ago
decode1.vhdl soc: Move timebase back into the core and enable writing to it 2 months ago
decode2.vhdl soc: Move timebase back into the core and enable writing to it 2 months ago
decode_types.vhdl decode: Split input B selection into two fields 3 months ago
divider.vhdl Add a second execute stage to the pipeline 3 years ago
divider_tb.vhdl
dmi_dtm_dummy.vhdl
dmi_dtm_ecp5.vhdl dmi_dtm_ecp5: Use ECP5 JTAGG for DMI 3 years ago
dmi_dtm_tb.vhdl
dmi_dtm_xilinx.vhdl
dram_tb.vhdl Move alt_reset to syscon 3 years ago
execute1.vhdl soc: Move timebase back into the core and enable writing to it 2 months ago
fetch1.vhdl Implement scv and rfscv 4 months ago
foreign_random.vhdl
fpu.vhdl FPU: Fix ftdiv and ftsqrt instructions 1 year ago
git.vhdl.in syscon: Implement a register for storing git hash info 3 years ago
glibc_random.vhdl
glibc_random_helpers.vhdl
gpio.vhdl gpio: Add interrupts and trigger registers 3 years ago
helpers.vhdl Metavalue cleanup for helpers.vhdl 3 years ago
icache.vhdl Xilinx FPGAs: Eliminate Vivado critical warnings 1 year ago
icache_tb.vhdl icache_tb: Update for recent icache changes 2 years ago
icache_test.bin
insn_helpers.vhdl Decode prefixed instructions 2 years ago
loadstore1.vhdl core: Implement DEXCR and HDEXCR registers 2 months ago
logical.vhdl core: Change bperm to a simpler and slower implementation 3 months ago
microwatt.core Arty A7: Add an option to select the number of CPU cores 3 months ago
mmu.vhdl Move iTLB from icache to fetch1 2 years ago
multiply-32s.vhdl Change the multiplier interface to support signed multipliers 3 years ago
multiply.vhdl Change the multiplier interface to support signed multipliers 3 years ago
multiply_tb.vhdl multiply_tb: Fix multiply_tb.vhdl for the new multiplier interface 3 years ago
nonrandom.vhdl
plru_tb.vhdl Fix plru_tb to use the new plrufn and take out the old plru.vhdl 3 years ago
plrufn.vhdl icache: Split PLRU into storage and logic 3 years ago
pmu.vhdl PMU: Fix setting of SIAR and SDAR on trace interrupt 3 months ago
ppc_fx_insns.vhdl
predecode.vhdl core: Implement hashstp and hashchkp instructions and HASHPKEYR register 3 months ago
random.vhdl
register_file.vhdl Metavalue cleanup for register_file.vhdl 3 years ago
rotator.vhdl Metavalue cleanup for rotator.vhdl 3 years ago
rotator_tb.vhdl
run.py Fix compatibility with latest VUnit release 2 years ago
sim_16550_uart.vhdl
sim_bram.vhdl
sim_bram_helpers.vhdl
sim_bram_helpers_c.c
sim_console.vhdl
sim_console_c.c
sim_jtag.vhdl
sim_jtag_socket.vhdl
sim_jtag_socket_c.c
sim_no_flash.vhdl
sim_pp_uart.vhdl
sim_vhpi_c.c
sim_vhpi_c.h
soc.vhdl soc: Move timebase back into the core and enable writing to it 2 months ago
spi_flash_ctrl.vhdl Remove some FPGA style signal inits 3 years ago
spi_rxtx.vhdl Remove some FPGA style signal inits 3 years ago
sync_fifo.vhdl
syscon.vhdl soc: Move timebase back into the core and enable writing to it 2 months ago
utils.vhdl
wishbone_arbiter.vhdl wishbone_arbiter: Remove early_sel optimization when > 4 masters 3 months ago
wishbone_bram_tb.bin
wishbone_bram_tb.vhdl Make wishbone addresses be in units of doublewords or words 4 years ago
wishbone_bram_wrapper.vhdl wishbone_bram_wrapper ram_addr_bits is 1 bit off 3 years ago
wishbone_debug_master.vhdl Make wishbone addresses be in units of doublewords or words 4 years ago
wishbone_types.vhdl Introduce addr_to_wb() and wb_to_addr() helpers 4 years ago
writeback.vhdl Implement scv and rfscv 4 months ago
xics.vhdl xics: Implement destination server field in interrupt source registers 3 months ago
xilinx-mult-32s.vhdl Xilinx FPGAs: Eliminate Vivado critical warnings 1 year ago
xilinx-mult.vhdl Change the multiplier interface to support signed multipliers 3 years ago

README.md

Microwatt

Microwatt

A tiny Open POWER ISA softcore written in VHDL 2008. It aims to be simple and easy to understand.

Simulation using ghdl

MicroPython running on Microwatt

You can try out Microwatt/Micropython without hardware by using the ghdl simulator. If you want to build directly for a hardware target board, see below.

  • Build micropython. If you aren't building on a ppc64le box you will need a cross compiler. If it isn't available on your distro grab the powerpc64le-power8 toolchain from https://toolchains.bootlin.com. You may need to set the CROSS_COMPILE environment variable to the prefix used for your cross compilers. The default is powerpc64le-linux-gnu-.
git clone https://github.com/micropython/micropython.git
cd micropython
cd ports/powerpc
make -j$(nproc)
cd ../../../

A prebuilt micropython image is also available in the micropython/ directory.

  • Microwatt uses ghdl for simulation. Either install this from your distro or build it. Microwatt requires ghdl to be built with the LLVM or gcc backend, which not all distros do (Fedora does, Debian/Ubuntu appears not to). ghdl with the LLVM backend is likely easier to build.

    If building ghdl from scratch is too much for you, the microwatt Makefile supports using Docker or Podman.

  • Next build microwatt:

git clone https://github.com/antonblanchard/microwatt
cd microwatt
make

To build using Docker:

make DOCKER=1

and to build using Podman:

make PODMAN=1
  • Link in the micropython image:
ln -s ../micropython/ports/powerpc/build/firmware.bin main_ram.bin

Or if you were using the pre-built image:

ln -s micropython/firmware.bin main_ram.bin
  • Now run microwatt, sending debug output to /dev/null:
./core_tb > /dev/null

Synthesis on Xilinx FPGAs using Vivado

  • Install Vivado (I'm using the free 2022.1 webpack edition).

  • Setup Vivado paths:

source /opt/Xilinx/Vivado/2022.1/settings64.sh
  • Install FuseSoC:
pip3 install --user -U fusesoc

Fedora users can get FuseSoC package via

sudo dnf copr enable sharkcz/danny
sudo dnf install fusesoc
  • If this is your first time using fusesoc, initialize fusesoc. This is needed to be able to pull down fussoc library components referenced by microwatt. Run

  • If you use artix as a reference, like the uart16550 example below, you need to install the corresponding vivado package.

MicroPython running on Microwatt

fusesoc init
fusesoc library add microwatt /path/to/microwatt
fusesoc fetch uart16550
  • Build using FuseSoC. For hello world (Replace nexys_video with your FPGA board such as --target=arty_a7-100): You may wish to ensure you have installed Digilent Board files or appropriate files for your board first.
fusesoc run --target=nexys_video microwatt --memory_size=16384 --ram_init_file=/path/to/microwatt/fpga/hello_world.hex

You should then be able to see output via the serial port of the board (/dev/ttyUSB1, 115200 for example assuming standard clock speeds). There is a know bug where initial output may not be sent - try the reset (not programming button) on your board if you don't see anything.

  • To build micropython (currently requires 1MB of BRAM eg an Artix-7 A200):
fusesoc run --target=nexys_video microwatt

Linux on Microwatt

Mainline Linux supports Microwatt as of v5.14. The Arty A7 is the best tested platform, but it's also been tested on the OrangeCrab and ButterStick.

MicroPython running on Microwatt

  1. Use buildroot to create a userspace

    A small change is required to glibc in order to support the VMX/AltiVec-less Microwatt, as float128 support is mandiatory and for this in GCC requires VSX/AltiVec. This change is included in Joel's buildroot fork, along with a defconfig:

    git clone -b microwatt-2022.08 https://github.com/shenki/buildroot
    cd buildroot
    make ppc64le_microwatt_defconfig
    make
    

    The output is output/images/rootfs.cpio.

  2. Build the Linux kernel

    git clone https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
    cd linux
    make ARCH=powerpc microwatt_defconfig
    make ARCH=powerpc CROSS_COMPILE=powerpc64le-linux-gnu- \
      CONFIG_INITRAMFS_SOURCE=path/to/buildroot/output/images/rootfs.cpio -j`nproc`
    

    The output is arch/powerpc/boot/dtbImage.microwatt.elf.

  3. Build gateware using FuseSoC

    First configure FuseSoC as above.

    fusesoc run --build --target=arty_a7-100 microwatt --no_bram --memory_size=0
    

    The output is build/microwatt_0/arty_a7-100-vivado/microwatt_0.bit.

  4. Program the flash

    This operation will overwrite the contents of your flash.

    For the Arty A7 A100, set FLASH_ADDRESS to 0x400000 and pass -f a100.

    For the Arty A7 A35, set FLASH_ADDRESS to 0x300000 and pass -f a35.

    sudo microwatt/openocd/flash-arty -f a100 build/microwatt_0/arty_a7-100-vivado/microwatt_0.bit
    sudo microwatt/openocd/flash-arty -f a100 dtbImage.microwatt.elf -t bin -a $FLASH_ADDRESS
    
  5. Connect to the second USB TTY device exposed by the FPGA

    sudo minicom -D /dev/ttyUSB1
    

    If the cable was plugged in, unplug it when you're done and you'll see the serial console on the minicomputer. If you can't see the serial console, see below.

    go to Serial Port Setup; last two lines are Hardware and Software Flow control; just set NO both)

    sudo minicom -s; 
    

    The gateware has firmware that will look at FLASH_ADDRESS and attempt to parse an ELF there, loading it to the address specified in the ELF header and jumping to it.

  6. SSH login

Check your DHCP server

$ cat /etc/default/isc-dhcp-server
# Defaults for isc-dhcp-server (sourced by /etc/init.d/isc-dhcp-server)
# Path to dhcpd's config file (default: /etc/dhcp/dhcpd.conf).
#DHCPDv4_CONF=/etc/dhcp/dhcpd.conf
#DHCPDv6_CONF=/etc/dhcp/dhcpd6.conf
# Path to dhcpd's PID file (default: /var/run/dhcpd.pid).
#DHCPDv4_PID=/var/run/dhcpd.pid
#DHCPDv6_PID=/var/run/dhcpd6.pid
# Additional options to start dhcpd with.
#	Don't use options -cf or -pf here; use DHCPD_CONF/ DHCPD_PID instead
#OPTIONS=""
# On what interfaces should the DHCP server (dhcpd) serve DHCP requests?
#	Separate multiple interfaces with spaces, e.g. "eth0 eth1".
INTERFACESv4="enp6s0"
INTERFACESv6="enp6s0"
$ sudo ifconfig enp6s0 192.168.0.1
$  sudo /etc/init.d/isc-dhcp-server restart
$ dhcp-lease-list
To get manufacturer names please download http://standards.ieee.org/regauth/oui/oui.txt to /usr/local/etc/oui.txt
Reading leases from /var/lib/dhcp/dhcpd.leases
MAC                IP              hostname       valid until         manufacturer        
===============================================================================================
56:1a:c0:3b:c0:f2  192.168.0.6     microwatt      2024-08-17 11:52:24 -NA-  

You can access it by first creating a new user named root on the serial port. For example, I created a user named microwatt

$ ssh microwatt@192.168.0.6
microwatt@192.168.0.6's password: 

$ uname -a
Linux microwatt 6.11.0-rc3-00279-ge5fa841af679 #3 Sat Aug 17 19:45:10 KST 2024 ppc64le GNU/Linux

$ cat /etc/os-release 
NAME=Buildroot
VERSION=2022.08-7-g119e742cb0
ID=buildroot
VERSION_ID=2022.08
PRETTY_NAME="Buildroot 2022.08"

$ cat /proc/cpuinfo 
processor	: 0
cpu		: Microwatt
clock		: 100.000000MHz
revision	: 0.0 (pvr 0063 0000)

timebase	: 100000000
platform	: microwatt

Testing

  • A simple test suite containing random execution test cases and a couple of micropython test cases can be run with:
make -j$(nproc) check

Issues

  • There are a few instructions still to be implemented:
    • Vector/VMX/VSX