cores
/
a2p
mirror of https://github.com/OpenPOWERFoundation/a2p
2
0
Fork 0
Code Issues Projects Releases Wiki Activity
a2p/rtl/issiram
History
wtf 62cf8eeb78 add ext ram interface
..
issiram.py add ext ram interface
issiram.v add ext ram interface
readme.md add ext ram interface

readme.md

ISSIRAM

Wishbone interface to ISSI 512K x 8 HIGH-SPEED ASYNCHRONOUS CMOS STATIC RAM, using 2 read cycles and 3 write cycles.

Synthesizes at 100MHz on Cmod A7.