You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
113 lines
4.3 KiB
Verilog
113 lines
4.3 KiB
Verilog
// © IBM Corp. 2020
|
|
// Licensed under the Apache License, Version 2.0 (the "License"), as modified by
|
|
// the terms below; you may not use the files in this repository except in
|
|
// compliance with the License as modified.
|
|
// You may obtain a copy of the License at http://www.apache.org/licenses/LICENSE-2.0
|
|
//
|
|
// Modified Terms:
|
|
//
|
|
// 1) For the purpose of the patent license granted to you in Section 3 of the
|
|
// License, the "Work" hereby includes implementations of the work of authorship
|
|
// in physical form.
|
|
//
|
|
// 2) Notwithstanding any terms to the contrary in the License, any licenses
|
|
// necessary for implementation of the Work that are available from OpenPOWER
|
|
// via the Power ISA End User License Agreement (EULA) are explicitly excluded
|
|
// hereunder, and may be obtained from OpenPOWER under the terms and conditions
|
|
// of the EULA.
|
|
//
|
|
// Unless required by applicable law or agreed to in writing, the reference design
|
|
// distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
|
|
// WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License
|
|
// for the specific language governing permissions and limitations under the License.
|
|
//
|
|
// Additional rights, including the ability to physically implement a softcore that
|
|
// is compliant with the required sections of the Power ISA Specification, are
|
|
// available at no cost under the terms of the OpenPOWER Power ISA EULA, which can be
|
|
// obtained (along with the Power ISA) here: https://openpowerfoundation.org.
|
|
|
|
`timescale 1 ns / 1 ns
|
|
|
|
// *!****************************************************************
|
|
// *! FILENAME : tri_rlmlatch_p.v
|
|
// *! DESCRIPTION : 1-bit latch, LCB included
|
|
// *!****************************************************************
|
|
|
|
`include "tri_a2o.vh"
|
|
|
|
module tri_rlmlatch_p(vd, gd, nclk, act, force_t, thold_b, d_mode, sg, delay_lclkr, mpw1_b, mpw2_b, scin, din, scout, dout);
|
|
parameter INIT = 0; // will be converted to the least signficant
|
|
// 31 bits of init_v
|
|
parameter IBUF = 1'b0; //inverted latch IOs, if set to true.
|
|
parameter DUALSCAN = ""; // if "S", marks data ports as scan for Moebius
|
|
parameter NEEDS_SRESET = 1; // for inferred latches
|
|
parameter DOMAIN_CROSSING = 0;
|
|
|
|
inout vd;
|
|
inout gd;
|
|
input [0:`NCLK_WIDTH-1] nclk;
|
|
input act; // 1: functional, 0: no clock
|
|
input force_t; // 1: force LCB active
|
|
input thold_b; // 1: functional, 0: no clock
|
|
input d_mode; // 1: disable pulse mode, 0: pulse mode
|
|
input sg; // 0: functional, 1: scan
|
|
input delay_lclkr; // 0: functional
|
|
input mpw1_b; // pulse width control bit
|
|
input mpw2_b; // pulse width control bit
|
|
input scin; // scan in
|
|
input din; // data in
|
|
output scout; // scan out
|
|
output dout; // data out
|
|
|
|
parameter WIDTH = 1;
|
|
parameter [0:WIDTH-1] init_v = INIT;
|
|
|
|
// tri_rlmlatch_p
|
|
|
|
generate
|
|
wire sreset;
|
|
wire int_din;
|
|
reg int_dout;
|
|
(* analysis_not_referenced="true" *)
|
|
wire unused;
|
|
|
|
if (NEEDS_SRESET == 1)
|
|
begin : rst
|
|
assign sreset = nclk[1];
|
|
end
|
|
if (NEEDS_SRESET != 1)
|
|
begin : no_rst
|
|
assign sreset = 1'b0;
|
|
end
|
|
|
|
if (IBUF == 1'b1)
|
|
begin : cib
|
|
assign int_din = ((~sreset) & (~din)) | (sreset & init_v[0]);
|
|
end
|
|
if (IBUF == 1'b0)
|
|
begin : cnib
|
|
assign int_din = ((~sreset) & din) | (sreset & init_v[0]);
|
|
end
|
|
|
|
always @(posedge nclk[0])
|
|
begin: l
|
|
int_dout <= ((((act | force_t) & thold_b) | sreset) & int_din) | ((((~act) & (~force_t)) | (~thold_b)) & (~sreset) & int_dout);
|
|
end
|
|
|
|
if (IBUF == 1'b1)
|
|
begin : cob
|
|
assign dout = (~int_dout);
|
|
end
|
|
|
|
if (IBUF == 1'b0)
|
|
begin : cnob
|
|
assign dout = int_dout;
|
|
end
|
|
|
|
assign scout = 1'b0;
|
|
|
|
assign unused = d_mode | sg | delay_lclkr | mpw1_b | mpw2_b | scin | vd | gd | (|nclk);
|
|
|
|
endgenerate
|
|
endmodule
|